Jobs in Delta, BC and nearby

Jobs within 25 km of Delta, BC, Canada. Nearby towns and cities are included. Distances are straight-line, not driving distances.

21,013 listings · 3,572 employers Counted Oct 5, 2026. How we count

About these jobs

Employers hiring include Fraser Health (734 listings), Vancouver Coastal Health (718 listings), Provincial Health Services Authority (374 listings).

Common roles: Registered nurse, Retail sales associate, Software engineer.

3,971 of these listings include employer-provided pay. Open a job to see its currency and pay period.

Advertised starting pay
Pay period	Median starting pay	Listings
CAD / year	84,480.00	1,759
CAD / hour	30.66	1,730
CAD / month	6,143.67	173
USD / hour	18.75	119
USD / year	90,600.00	84

Employer-listed minimums from at least 10 listings per currency and pay period. These are advertised starting amounts, not employee salaries. Jobs without a minimum and unusual amounts are excluded.

Workplace classifications: 0% remote, 21% hybrid, 78% on-site, 0% not specified. Hybrid and on-site classifications may be inferred from descriptions. Check the original ad.

Based on the dated count above. Listings can change. How we count

Jobs in Delta, BC and nearby

Within 25 km

Email me new jobs Save this search

Added 1 day ago
WC
(CAN) Produce Stocker
Walmart Canada
New Westminster, BC
- Full-time
Added 1 day ago
WC
(CAN) Stocking 2 Team Lead
Walmart Canada
Tsawwassen, BC
- Full-time
Added 1 day ago
WC
(CAN) Produce Team Lead
Walmart Canada
Tsawwassen, BC
- Full-time
Added 1 day ago
WC
(CAN) Food & Consumables Team Lead
Walmart Canada
Tsawwassen, BC
- Full-time
Added 1 day ago
WC
(CAN) Food & Consumables Team Lead
Walmart Canada
Tsawwassen, BC
- Full-time
Added 1 day ago
WC
(CAN) Stocking 1 Team Lead
Walmart Canada
Tsawwassen, BC
- Full-time
Added 1 day ago
CS
Client Advisor, Vancouver - Margiela
CALZATURIFICIO STEPHEN S.R.L.
Vancouver, BC
- Full-time
Added 1 day ago
WC
(CAN) Deli Bakery Team Lead
Walmart Canada
Tsawwassen, BC
- Full-time
Added 1 day ago
TG
Market/Account Manager, Accommodations
Trip.com Group
Vancouver, BC
- $70,000 to $100,000 CAD / year
- Full-time
Added 1 day ago
A
New Graduate, Mechanical Engineering (2027)
AtkinsRéalis
Vancouver, BC
- Full-time
Added 1 day ago
A
New Graduate, Geotechnical Engineering
AtkinsRéalis
Vancouver, BC
- Full-time
Added 1 day ago
A
Team Lead, Engineering Management, West
AtkinsRéalis
Vancouver, BC
- Full-time
Added 1 day ago
A
Structrual EIT
AtkinsRéalis
Vancouver, BC
- Full-time
Added 1 day ago
A
Structural Engineer
AtkinsRéalis
Vancouver, BC
- Full-time
Added 1 day ago
S
Order Management & WorkForce Planner
Skechers
Surrey, BC
- Full-time
Added 2 days ago
MF
Growth & Business Development Intern – Design Industry (PART-TIME, Fall)
Mercana Furniture and Decor
Surrey, BC
- Part-time
Added 2 days ago
AS
Sr. Applied Scientist - AWS Catalog, AWS Catalog
Amazon Science
Vancouver, BC
- Full-time
Added 2 days ago
UC
UNIQLO Richmond Centre - Job Fair - October 9th - Full Time Store Associates
Uniqlo Canada
Richmond, BC
- Full-time
Added 2 days ago
LD
Shipper Receiver Stock Handler
London Drugs Limited
Vancouver, BC
- $18.25 to $21.58 CAD / hour
- Other
Added 2 days ago
M
Part-Time Seasonal Sales Support Advisor (Oakridge)
Moncler
Vancouver, BC
- Part-time
Added 2 days ago
C
Seasonal Cast Member - Cineplex Cinemas Marine Gateway & VIP
Cineplex
Vancouver, BC
- Part-time
Added 2 days ago
WS
White Spot Greeter - Open Availability
White Spot
Burnaby, BC
- $18.25 USD / hour
- Full-time
Added 2 days ago
W
Groom Supervisor, CG (Feature)
WildBrain
Vancouver, BC
- Full-time
Added 2 days ago
OR
Wireless Sales Associate - 1104 Vancouver East
OSL Retail Services Inc
Vancouver, BC
- Other
Added 2 days ago
DM
Retail merchandiser
Devrew Merchandising Inc.
Vancouver, BC
- Part-time

Advanced Micro Devices, Inc

STA/Constraints Engineer

2930 Virtual Way Ste. 300, Vancouver, BC, V5M 4X6, Canada

Full-time

Apply About employer

Applications open in a new tab.

Job details

Job type: Full-time
Apply by: Sep 30, 2027
Posting language: English
Posted: Sep 30, 2026

Original job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

The STA/Constraints Engineer is responsible for developing FullChip constraints and timing closure. Person will work closely with Fellows, Principal Engineers, Architects, collaborate with cross functional worldwide teams across Physical Design, Timing Analysis, Synthesis, Physical Verification, Power signoff, and mentor/coach/guide Design Engineers.

KEY RESPONSIBILITIES:

Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective.
Work closely with the SOC Architecture team for SOC clocks & STA for statistical timing target goals.
Understanding clock design requirements and making sure they are correctly set up in SDC.
Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects.
Understand design requirements, timelines and various milestones of a project and deliver FCT closure accordingly.
Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology.
Responsible for cdc/lint, timing closure, lower power implementation and netlist quality check with RTL designer and PD team.
Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock Domain Crossing).

PREFERRED EXPERIENCE:

Industry experience in STA, constraints and timing signoff.
Expert user of industry-standard PD tools like SNPS PT/GCA (must) and ICC2/FC (desired).
Good experience with Perl/TCL/Shell/Python scripting, and Verilog RTL design.
Excellent presentation and inter-communication skills.
Experience with Verilog RTL design/implementation and has experience of large digital ASIC project.
Experience with physical design is a plus.
Has Synthesis or physical implement experience.
Experience with lower power design methodology.
Good English skills on talking, presentation and writing documents.
Good communication and strong sense of responsibility, task scheduling, and time management.

ACADEMIC CREDENTIALS:

Bachelor/Master’s degree in Micro Electronics/ Integrated Circuit Science, or related field preferred.

LOCATION: Vancouver, BC

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Apply About employer

More about this job

Responsibilities

The STA/Constraints Engineer is responsible for developing full-chip constraints and ensuring timing closure for SOC and sub-system integration. They will collaborate with cross-functional teams including architecture, physical design, and CAD to deliver high-quality netlists and timing signoff.

Requirements

Candidates must have industry experience in STA, constraints, and timing signoff, along with expertise in industry-standard PD tools. A bachelor's or master's degree in Microelectronics, Integrated Circuit Science, or a related field is preferred.

Skills

STA
Constraints
Timing closure
Physical design
Synthesis
Perl
TCL
Shell
Python
Verilog
RTL design
CDC
SNPS PT
GCA
ICC2
FC

Visa sponsorship

Not detected in the job text

Keywords

STA
Constraints
Timing closure
SOC
Physical design
Synthesis
Timing signoff
SDC
CDC
RTL design
Perl
TCL
Python
Verilog
SNPS PT
GCA
ICC2
FC
Low power design
Micro electronics
Integrated circuit science
Digital ASIC
LVF
SSTA
Variations
Netlist quality
CAD
EDA
Shift left
FullChip

Report this job