Closed listing
FPGA Development Tools Engineer - Placer
- Toronto, ON, Canada
Full-time
This opening has closed.
The original listing is kept below for reference.
Job details
- Job type
- Full-time
- Posting language
- English
- Posted
Similar jobs hiring now
Search current openingsOriginal job description
Archived listing. The details below describe a past opening.
Job Details:
Job Description:
Altera is a leader in FPGA innovation, delivering programmable solutions that power AI, cloud computing, networking, and edge applications. Our compiler and tools teams are at the core of enabling customers to efficiently map complex designs to cutting-edge FPGA architectures.
This role focuses on developing and optimizing FPGA placement algorithms within the compiler toolchain, directly impacting performance, power efficiency, and overall design quality.
As part of the Quartus team, your responsibilities will include, but are not limited to:
Placement Algorithm Development:
Design, implement, and enhance FPGA placement algorithms to optimize timing, congestion, and resource utilization.Compiler Flow Enhancement:
Contribute to the end-to-end FPGA compilation flow, working closely with routing, synthesis, and timing teams.Performance Optimization:
Improve runtime performance, scalability, and quality of results (QoR) for large and complex customer designs.Timing-Driven Placement:
Develop and refine timing-aware placement strategies to support high-frequency, performance-critical designs.Debug & Analysis:
Analyze placement quality, congestion hotspots, and timing bottlenecks; drive improvements to convergence and design closure.Toolchain Integration:
Integrate new placement capabilities into the compiler infrastructure and validate across diverse workloads.
Our compensation is designed to reflect the Canadian labour market. The actual salary offered may vary based on several factors, including the position’s location, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success.
Estimated Salary Range: $110K– $120K CAD
We use artificial intelligence to screen, assess, or select applicants for the position. This posting is for an existing vacancy. Canadian work experience is not required for this role. Applicants must be eligible for any required Canada export authorizations.
Qualifications:
Bachelor's Degree in CS, Computer Engineering, or related field
Working experience with C++
Experience with Verilog, Python and TCL is a plus
Job Type:
RegularShift:
Shift 1 (Canada)Primary Location:
Toronto, Ontario, CanadaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.More about this job
Responsibilities
Develop and optimize FPGA placement algorithms to improve timing, congestion, and resource utilization within the compiler toolchain. Collaborate with synthesis and routing teams to enhance the end-to-end compilation flow and ensure high-quality design closure.
Requirements
Requires a Bachelor's degree in Computer Science, Computer Engineering, or a related field. Proficiency in C++ is required, with additional experience in Verilog, Python, and TCL considered a plus.
Skills
- FPGA
- C++
- Verilog
- Python
- TCL
- Compiler design
- Placement algorithms
- Timing analysis
- Congestion analysis
- Performance optimization
- Algorithm development
- Toolchain integration
- Design closure
- Computer engineering
Benefits
- Performance-based incentive opportunities
Visa sponsorship
Not detected in the job text
Categories
- Software
- Engineering
- Technology
Keywords
- FPGA
- Compiler
- Placement algorithms
- C++
- Verilog
- Python
- TCL
- Timing-driven placement
- QoR
- Design closure
- Toolchain
- Computer engineering
- Altera
- Quartus
- AI
- Cloud computing
- Networking
- Edge applications
- Congestion hotspots
- Timing bottlenecks