Full-time jobs in Canada

Explore full-time jobs across Canada. Choose a location and read the full job details.

190,460 listings · 19,534 employers Counted Oct 2, 2026. How we count

About these jobs

Employers hiring include Walmart Canada (4,896 listings), Starbucks Coffee Company (1,947 listings), Loblaw Companies Limited (1,589 listings).

Common roles: Project manager, Sales representative, Store manager.

21,142 of these listings include employer-provided pay. Open a job to see its currency and pay period.

Advertised starting pay
Pay period	Median starting pay	Listings
CAD / year	81,600.00	12,273
CAD / hour	24.00	6,183
USD / year	96,620.00	1,059
USD / hour	20.00	424
CAD / month	5,538.94	254
CAD / week	625.00	26
GBP / hour	35.00	15
USD / month	5,000.00	15
CAD / day	360.00	14
GBP / year	40,000.00	13

Employer-listed minimums from at least 10 listings per currency and pay period. These are advertised starting amounts, not employee salaries. Jobs without a minimum and unusual amounts are excluded.

Workplace classifications: 2% remote, 18% hybrid, 80% on-site, 0% not specified. Hybrid and on-site classifications may be inferred from descriptions. Check the original ad.

Based on the dated count above. Listings can change. How we count

Full-time jobs in Canada

Email me new jobs Save this search

Added 4 hours ago
Assistant project manager
Pomerleau
Quebec, QC
Added 4 hours ago
Internship, Project Coordinator (Major Projects)
Pomerleau
Vancouver, BC
Added 4 hours ago
Intern, Quality Coordinator - Major Projects
Pomerleau
Montreal, QC
Added 4 hours ago
Manager, Legal Affairs
Pomerleau
Ottawa, ON · Toronto, ON
Added 4 hours ago
Senior Estimator - Civil & Infrastructure - Structures
Pomerleau
Levis, QC · Montreal, QC
Added 4 hours ago
Site Security Manager
Pomerleau
Trenton, ON
Added 4 hours ago
Internship, Project Coordinator (Fall 2026)
Pomerleau
Vancouver, BC
Added 4 hours ago
Project Administrative Assistant
Pomerleau
Montreal, QC
Added 4 hours ago
HR Platform & Systems Owner
Pomerleau
Ottawa, ON · Levis, QC · Montreal, QC
Added 4 hours ago
Project Administrative Assistant
Pomerleau
Toronto, ON
Added 4 hours ago
Executive Assistant – Health & Safety Department
Pomerleau
Montreal, QC
Added 4 hours ago
Procurement Specialist – Construction Materials
Pomerleau
Montreal, QC
Added 4 hours ago
Financial Planning & Performance Controller
Pomerleau
Levis, QC · Montreal, QC · Saint-Georges, QC
Added 4 hours ago
Insurance Technician
Pomerleau
Montreal, QC
Added 4 hours ago
Innovation Manager
Pomerleau
Toronto, ON
Added 4 hours ago
Talent Acquisition Sourcer
Pomerleau
Toronto, ON
Added 4 hours ago
Superintendent
Pomerleau
Halifax, NS
Added 4 hours ago
End-to-End Process Analyst (TCL)
Pomerleau
Montreal, QC
Added 4 hours ago
Administrative Assistant, Procurement and Finance
Pomerleau
Montreal, QC
Added 4 hours ago
BIM/VDC Coordinator - Major Projects
Pomerleau
Montreal, QC
Added 4 hours ago
Executive Assistant
Pomerleau
Montreal, QC
Added 4 hours ago
SAP SuccessFactors Functional Analyst
Pomerleau
Montreal, QC · Quebec, QC · Saint-Georges, QC
Added 4 hours ago
Technicien.ne processus et systèmes d'affaires
Pomerleau
Levis, QC · Saint-Georges, QC
Added 4 hours ago
Project Coordinator - Buildings
Pomerleau
Quebec, QC
Added 4 hours ago
Project Manager - Buildings
Pomerleau
Quebec, QC

AMD

STA/Constraints Engineer

Vancouver, BC, Canada

Pay: $128,000 to $192,000 USD / year
Job type: Full-time
Apply by: Oct 30, 2026
Posting language: English
Posted: Sep 30, 2026

Apply About employer

Applications open in a new tab.

Original job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

The Role

The STA/Constraints Engineer is responsible for developing FullChip constraints and timing closure. Person will work closely with Fellows, Principal Engineers, Architects, collaborate with cross functional worldwide teams across Physical Design, Timing Analysis, Synthesis, Physical Verification, Power signoff, and mentor/coach/guide Design Engineers.

KEY RESPONSIBILITIES: 

Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective.
Work closely with the SOC Architecture team for SOC clocks & STA for statistical timing target goals.
Understanding clock design requirements and making sure they are correctly set up in SDC.
Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects.
Understand design requirements, timelines and various milestones of a project and deliver FCT closure accordingly.
Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology.
Responsible for cdc/lint, timing closure, lower power implementation and netlist quality check with RTL designer and PD team.
Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock Domain Crossing).

PREFERRED EXPERIENCE: 

Industry experience in STA, constraints and timing signoff.
Expert user of industry-standard PD tools like SNPS PT/GCA (must) and ICC2/FC (desired).
Good experience with Perl/TCL/Shell/Python scripting, and Verilog RTL design.
Excellent presentation and inter-communication skills.
Experience with Verilog RTL design/implementation and has experience of large digital ASIC project.
Experience with physical design is a plus.
Has Synthesis or physical implement experience.
Experience with lower power design methodology.
Good English skills on talking, presentation and writing documents.
Good communication and strong sense of responsibility, task scheduling, and time management.

ACADEMIC CREDENTIALS: 

Bachelor/Master’s degree in Micro Electronics/ Integrated Circuit Science, or related field preferred.

LOCATION: Vancouver, BC

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Apply About employer

More about this job

Responsibilities

Own end-to-end timing constraints and signoff for SoC and subsystem designs, including clock setup, static timing analysis, timing closure, and CDC/lint activities. Collaborate with architecture, physical design, timing, synthesis, CAD, and EDA teams to meet project milestones, improve timing methodologies, and guide design engineers.

Requirements

Candidates should have industry experience in static timing analysis, constraints, and timing signoff, with expertise in Synopsys PrimeTime and GCA; ICC2 or Fusion Compiler experience is desired. The role also calls for scripting skills in Perl, Tcl, Shell, or Python, Verilog RTL experience, familiarity with large digital ASIC projects and low-power methodology, strong communication skills, and a preferred bachelor’s or master’s degree in microelectronics, integrated circuit science, or a related field.

Skills

Static Timing Analysis
Timing Constraints
Timing Signoff
Timing Closure
System-on-Chip Integration
SDC Development
Clock Design
Clock Domain Crossing
CDC and Lint
Low-Power Design
Netlist Quality Checks
PrimeTime
GCA
ICC2
Fusion Compiler
Perl, Tcl, Shell, and Python Scripting

Visa sponsorship

Not detected in the job text

Keywords

Static Timing Analysis
STA
SDC
Timing Constraints
Timing Signoff
Timing Closure
Full-Chip Constraints
SoC Integration
Subsystem Integration
Clock Design
Statistical Timing
LVF
SSTA
Timing Variations
Clock Domain Crossing
CDC
Lint
Low-Power Design
Netlist Quality
Synopsys PrimeTime
GCA
ICC2
Fusion Compiler
Perl
Tcl
Shell
Python
Verilog RTL
Physical Design
Synthesis

Report this job