Jobs in Delta, BC and nearby

Jobs within 25 km of Delta, BC, Canada. Nearby towns and cities are included. Distances are straight-line, not driving distances.

20,764 listings · 3,526 employers Counted Oct 4, 2026. How we count

About these jobs

Employers hiring include Fraser Health (735 listings), Vancouver Coastal Health (689 listings), Provincial Health Services Authority (362 listings).

Common roles: Registered nurse, Retail sales associate, Software engineer.

3,920 of these listings include employer-provided pay. Open a job to see its currency and pay period.

Advertised starting pay
Pay period	Median starting pay	Listings
CAD / year	83,000.00	1,741
CAD / hour	30.00	1,697
CAD / month	6,143.67	171
USD / hour	18.75	124
USD / year	91,200.00	81

Employer-listed minimums from at least 10 listings per currency and pay period. These are advertised starting amounts, not employee salaries. Jobs without a minimum and unusual amounts are excluded.

Workplace classifications: 0% remote, 21% hybrid, 78% on-site, 0% not specified. Hybrid and on-site classifications may be inferred from descriptions. Check the original ad.

Based on the dated count above. Listings can change. How we count

Jobs in Delta, BC and nearby

Within 25 km

Email me new jobs Save this search

Added 3 days ago
M&
Entry-Level Commercial Real Estate Agent
Marcus & Millichap
Vancouver, BC
- Full-time
Added 3 days ago
M&
Commercial Real Estate Agent
Marcus & Millichap
Vancouver, BC
- Other
Added 3 days ago
K
Recruiter Lead - Full Time (Guardteck)
Kandor
Burnaby, BC
- Full-time
Added 3 days ago
C
Sales Support Associate II-6
Coach
Richmond, BC
- Part-time
Added 3 days ago
C
Sales Support Associate II-4
Coach
Richmond, BC
- Part-time
Added 3 days ago
K&
Daycare Chef!
Kids & Company Ltd
New Westminster, BC
- $22 to $24 CAD / hour
- Full-time
Added 3 days ago
K&
Commissary Kitchen Assistant(Part-time)!
Kids & Company Ltd
Vancouver, BC
- $22 to $24 CAD / hour
- Part-time
Added 3 days ago
Q
ASICS Design Verification Engineer - Multiple levels
Qualcomm
Vancouver, BC
- Full-time
Added 3 days ago
RC
Part-Time Producer - CityNews Vancouver
Rogers Communications
Vancouver, BC
- Part-time
Added 3 days ago
A
Houseperson
AccorHotel
Richmond, BC
- Full-time
Added 3 days ago
MP
Real Estate Agent (Dubai Based)
McCone Properties
Vancouver, BC
- Full-time
Added 3 days ago
TS
Accounts Receivable Specialist
Third Space Properties
Vancouver, BC
- Full-time
Added 3 days ago
TT
door-to-door sales supervisor
TNI The Network Inc.
Burnaby, BC
- Full-time
Added 3 days ago
L
Director, Technical Development - Women's Athletic
lululemon
Vancouver, BC
- Full-time
Added 3 days ago
AC
Financial Accountant
Aston Carter
Burnaby, BC
- $75,000 to $85,000 CAD / year
- Full-time
Added 3 days ago
IB
2026 Seasonal Customer Experience Representative
Indigo Books & Music
Burnaby, BC
- Part-time
Added 3 days ago
I
2026 Seasonal Customer Experience Representative
Indigo
Burnaby, BC
- Part-time
Added 3 days ago
LC
Cashier, Hourly Part Time Flexible Shifts
Loblaw Companies Limited
Richmond, BC
- Part-time
Added 3 days ago
LC
Beauty Specialist, Hourly Part Time Flexible Shifts
Loblaw Companies Limited
Richmond, BC
- Part-time
Added 3 days ago
RL
Part Time Brand Ambassador
Ralph Lauren
Vancouver, BC
- Part-time
Added 3 days ago
VC
Registered Veterinary Technologist
VCA Canada
Vancouver, BC
- Full-time
Added 3 days ago
SH
Sales Associate
Sunglass Hut
Vancouver, BC
- Part-time
Added 3 days ago
A
STA/Constraints Engineer
AMD
Vancouver, BC
- $128,000 to $192,000 USD / year
- Full-time
Added 3 days ago
MJ
Water Restoration Technician
Manufacturing Job Site
Burnaby, BC
- Full-time
Added 3 days ago
GA
Server, Armani Caffè (PT)
Giorgio Armani
Vancouver, BC
- Part-time

AMD

STA/Constraints Engineer

Vancouver, BC, Canada

$128,000 to $192,000 USD / year · Full-time

Apply About employer

Applications open in a new tab.

Job details

Pay: $128,000 to $192,000 USD / year
Job type: Full-time
Apply by: Oct 30, 2026
Posting language: English
Posted: Sep 30, 2026

Original job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

The Role

The STA/Constraints Engineer is responsible for developing FullChip constraints and timing closure. Person will work closely with Fellows, Principal Engineers, Architects, collaborate with cross functional worldwide teams across Physical Design, Timing Analysis, Synthesis, Physical Verification, Power signoff, and mentor/coach/guide Design Engineers.

KEY RESPONSIBILITIES: 

Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective.
Work closely with the SOC Architecture team for SOC clocks & STA for statistical timing target goals.
Understanding clock design requirements and making sure they are correctly set up in SDC.
Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects.
Understand design requirements, timelines and various milestones of a project and deliver FCT closure accordingly.
Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology.
Responsible for cdc/lint, timing closure, lower power implementation and netlist quality check with RTL designer and PD team.
Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock Domain Crossing).

PREFERRED EXPERIENCE: 

Industry experience in STA, constraints and timing signoff.
Expert user of industry-standard PD tools like SNPS PT/GCA (must) and ICC2/FC (desired).
Good experience with Perl/TCL/Shell/Python scripting, and Verilog RTL design.
Excellent presentation and inter-communication skills.
Experience with Verilog RTL design/implementation and has experience of large digital ASIC project.
Experience with physical design is a plus.
Has Synthesis or physical implement experience.
Experience with lower power design methodology.
Good English skills on talking, presentation and writing documents.
Good communication and strong sense of responsibility, task scheduling, and time management.

ACADEMIC CREDENTIALS: 

Bachelor/Master’s degree in Micro Electronics/ Integrated Circuit Science, or related field preferred.

LOCATION: Vancouver, BC

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Apply About employer

More about this job

Responsibilities

Own end-to-end timing constraints and signoff for SoC and subsystem designs, including clock setup, static timing analysis, timing closure, and CDC/lint activities. Collaborate with architecture, physical design, timing, synthesis, CAD, and EDA teams to meet project milestones, improve timing methodologies, and guide design engineers.

Requirements

Candidates should have industry experience in static timing analysis, constraints, and timing signoff, with expertise in Synopsys PrimeTime and GCA; ICC2 or Fusion Compiler experience is desired. The role also calls for scripting skills in Perl, Tcl, Shell, or Python, Verilog RTL experience, familiarity with large digital ASIC projects and low-power methodology, strong communication skills, and a preferred bachelor’s or master’s degree in microelectronics, integrated circuit science, or a related field.

Skills

Static Timing Analysis
Timing Constraints
Timing Signoff
Timing Closure
System-on-Chip Integration
SDC Development
Clock Design
Clock Domain Crossing
CDC and Lint
Low-Power Design
Netlist Quality Checks
PrimeTime
GCA
ICC2
Fusion Compiler
Perl, Tcl, Shell, and Python Scripting

Visa sponsorship

Not detected in the job text

Keywords

Static Timing Analysis
STA
SDC
Timing Constraints
Timing Signoff
Timing Closure
Full-Chip Constraints
SoC Integration
Subsystem Integration
Clock Design
Statistical Timing
LVF
SSTA
Timing Variations
Clock Domain Crossing
CDC
Lint
Low-Power Design
Netlist Quality
Synopsys PrimeTime
GCA
ICC2
Fusion Compiler
Perl
Tcl
Shell
Python
Verilog RTL
Physical Design
Synthesis

Report this job