Full-time jobs in Canada (403,219 jobs)

Explore full-time jobs across Canada. Choose a location and read the full job details.

403,219 listings · 48,278 employers Counted Nov 14, 2026. How we count

About these jobs

Employers hiring include Walmart Canada (9,657 listings), Health Match BC (4,425 listings), Walmart (3,103 listings).

Common roles: Project manager, Sales representative, Store manager.

69,532 of these listings include employer-provided pay. Open a job to see its currency and pay period.

Advertised starting pay
Pay period	Median starting pay	Listings
CAD / hour	23.99	40,046
CAD / year	80,000.00	27,059
CAD / month	5,377.61	754
USD / year	124,500.00	234
CAD / week	1,635.30	87
CAD / day	360.00	45
USD / hour	22.00	29
GBP / year	40,000.00	13
EUR / year	68,000.00	11
USD / month	4,000.00	11

Employer-listed minimums from at least 10 listings per currency and pay period. These are advertised starting amounts, not employee salaries. Jobs without a minimum and unusual amounts are excluded.

Workplace classifications: 1% remote, 16% hybrid, 82% on-site, 0% not specified. Hybrid and on-site classifications may be inferred from descriptions. Check the original ad.

Based on the dated count above. Listings can change. How we count

Full-time jobs in Canada

Group jobs by employerEmail me new jobs Save this search

Added 2 mins ago
OG
Olive Garden Ottawa - Host
Olive Garden Canada
Ottawa, ON
- Full-time
Added 2 mins ago
AC
Technical Services Coordinator
Aramark Canada
Saint John, NB
- Full-time
Added 2 mins ago
AM
technical sales consultant
APS Metal Industries Inc.
Pickering, ON
- Full-time
Added 2 mins ago
KL
Sta’tsup (Culture) and Recreation Coordinator (Nanaimo), 1 Year Term
Kw'umut Lelum
Nanaimo, BC
- Full-time
Added 2 mins ago
AC
Student Worker - General Utility Worker
Aramark Canada
Orangeville, ON
- Full-time
Added 2 mins ago
KL
File Clerk (Nanaimo)
Kw'umut Lelum
Nanaimo, BC
- Full-time
Added 2 mins ago
LM
Immunologist-Allergist
Lacroix Médecine Privée
Laval, QC
- Full-time
Added 2 mins ago
FH
Banquet Coordinator (Full Time)
Fairmont Hotels & Resorts
Ottawa, ON
- Full-time
Added 2 mins ago
AC
General Help - Dining Hall
Aramark Canada
Ottawa, ON
- Full-time
Added 2 mins ago
AC
Dietary Worker
Aramark Canada
Lethbridge, AB
- Full-time
Added 2 mins ago
TI
Administrateur Systèmes / Systems Administrator
TS Imagine
Montréal-Ouest, QC
- Full-time
Added 2 mins ago
LM
Nurse Practitioner specializing in primary care - IPSPL
Lacroix Médecine Privée
Gatineau, QC
- Full-time
Stable and predictable schedule, from Day shift, Monday to Friday
Added 2 mins ago
AC
Food Service Worker
Aramark Canada
Cambridge, ON
- Full-time
Added 2 mins ago
LM
Dermatologist
Lacroix Médecine Privée
Dollard-Des Ormeaux, QC
- Full-time
Added 2 mins ago
NC
AI Software Developer
Newfoundland Capital Corporation Limited
Montreal, QC
- Full-time
Added 2 mins ago
LM
Pre-operative and recovery room nurse
Lacroix Médecine Privée
Laval, QC
- Full-time
Position: Full-time, 4 to 5 days per week
Added 2 mins ago
HT
Technical Trainer
Husky Technologies
Bolton, ON
- Full-time
Post-Secondary education or skilled trade certification required · Must have the right to work in the United States (citizenship or green card)
Added 2 mins ago
HT
Director, Finance (CSM)
Husky Technologies
Bolton, ON
- Full-time
Added 2 mins ago
HT
Director, Global Marketing & Sales Enablement
Husky Technologies
Bolton, ON
- Full-time
Added 2 mins ago
HT
Senior Financial Analyst - Corporate Accounting
Husky Technologies
Bolton, ON
- Full-time
Added 2 mins ago
MC
Business Development Manager - Western Quebec
MSC Cruises
Mississauga, ON
- Full-time
Added 2 mins ago
HT
Financial Manager - PLM (Product Line Mgmt)
Husky Technologies
Bolton, ON
- Full-time
Added 2 mins ago
HT
Payroll Manager, Americas
Husky Technologies
Bolton, ON
- Full-time
Added 2 mins ago
LM
Dermatologist
Lacroix Médecine Privée
Quebec, QC
- Full-time
Added 2 mins ago
LM
DIRECTOR OF INFORMATION TECHNOLOGY
Lacroix Médecine Privée
Quebec, QC
- Full-time

Astera Labs

Principal DFT Engineer

Toronto, ON, Canada

Salary range is $165,000 CAD to $210,000 CAD depending on experience, level, and business need. · Full-time

Apply on LinkedIn About employer

Applications open in a new tab.

Job details

Pay: Salary range is $165,000 CAD to $210,000 CAD depending on experience, level, and business need.
Job type: Full-time
Apply by: Nov 25, 2026
Experience: Minimum 8 years of relevant DFT or semiconductor design-and-test experience.
Posting language: English
Posted: Oct 26, 2026

Original job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is seeking a hands-on Principal DFT Engineer to drive DFT architecture and execution for its signal-conditioning products that enable high-speed connectivity in rack-scale AI infrastructure. This is an individual-contributor role focused on technical ownership and delivery.

The role can expand into a people-management path for the right candidate. We are advertising at the Principal individual-contributor level and remain open to discussing a management track where it is a strong fit.

You will own day-to-day DFT work while partnering with design, verification, physical design, packaging, product engineering, and manufacturing teams. The focus is advanced multi-die designs, with emphasis on test coverage, diagnostics, yield, and production readiness for high-speed PCIe and Ethernet products. You will diagnose complex DFT integration and tool-related issues, reason through unfamiliar problems, and help the Toronto team build capability for future multi-die programs.

Key Responsibilities

Define and drive DFT plans for signal-conditioning products supporting high-speed connectivity and advanced multi-die packaging.
Develop test-access, coverage, observability, and diagnostic strategies for die-to-die interfaces, interposers, and package-level integration.
Lead implementation and verification of scan, ATPG, compression, memory BIST, boundary scan, and related DFT features while balancing area, timing, routing, and manufacturability.
Work with Design, STA and Physical Design teams to accurately craft constraints, placement and design structures needed to implement DFT
Set coverage targets, review ATPG results and pattern quality, and influence test-time and production economics.
Support tape-out, wafer sort, packaged-device test, silicon bring-up, characterization, and production ramp.
Collaborate with product, manufacturing, assembly, and test teams on yield learning, failure analysis, and root-cause resolution.
Build pre-bond, post-bond, and package-level test approaches that enable known-good-die screening.
Diagnose DFT integration and tool-related failures and resolve issues cross-functionally.
Mentor engineers and contribute to building DFT capabilities in the team.
Partner with OSATs, ATE vendors, packaging partners, and internal stakeholders; communicate risks and trade-offs clearly.

Required Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
Minimum 8 years of relevant DFT or semiconductor design-and-test experience.
Demonstrated expertise in boundary scan, memory BIST (MBIST), and automatic test pattern generation (ATPG).
Hands-on experience with DFT/EDA tools for test insertion, pattern generation, verification, or diagnostics.
Solid understanding of the ASIC design flow, from RTL through GDS and DFT signoff.
Working knowledge of 2.5D/3D packaging techniques, backside bus implications for test and diagnosis, and DFT methodologies for 3D designs.
Strong analytical and problem-solving skills, with the ability to independently troubleshoot unfamiliar DFT integration and tool-related challenges.
Familiarity with high-speed interface or advanced packaging test concepts.

Preferred Qualifications

Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related field.
Working knowledge of multi-die or chiplet DFT experience
Experience with advanced packaging technologies and known-good-die strategies.
Knowledge of relevant IEEE and JEDEC standards for multi-die and boundary-scan testing.
Experience with RTL design, static timing analysis (STA), or physical implementation considerations related to DFT.
Experience with high-speed interface testing, including PCIe, Ethernet, or SerDes.
Familiarity with ATE platforms, wafer probe, OSAT engagement, production testing, and yield analysis.

Salary range is $165,000 CAD to $210,000 CAD depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Apply on LinkedIn About employer

More about this job

Responsibilities

Own DFT architecture and execution for high-speed signal-conditioning products, including test strategies for multi-die interfaces, package integration, scan, ATPG, compression, MBIST, and boundary scan. Support tape-out through production ramp, resolve integration and yield issues with cross-functional teams and external partners, and mentor engineers while building team capability.

Requirements

Requires a bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, at least 8 years of relevant DFT or semiconductor design-and-test experience, and demonstrated expertise in boundary scan, MBIST, and ATPG. Candidates should have hands-on DFT/EDA tool experience, understand the ASIC flow through DFT signoff, and be able to troubleshoot complex issues; multi-die, advanced packaging, and high-speed interface experience are valued.

Skills

Design for Test (DFT)
Boundary Scan
Memory BIST (MBIST)
Scan Test
Test Compression
DFT Verification
DFT Signoff
Multi-Die and Chiplet Testing
2.5D/3D Packaging
Known-Good-Die Screening
Silicon Bring-Up
Yield Analysis
Failure Analysis
Static Timing Analysis (STA)
High-Speed Interface Testing

Visa sponsorship

Not detected in the job text

Keywords

Design for Test (DFT)
Memory BIST (MBIST)
Boundary Scan
Scan Test
Test Compression
DFT Architecture
DFT Signoff
ASIC Design Flow
RTL
GDS
Static Timing Analysis (STA)
Physical Design
2.5D/3D Packaging
Multi-Die Design
Chiplets
Die-to-Die Interfaces
Interposers
Known-Good-Die
PCIe
Ethernet
SerDes
ATE
Wafer Probe
OSAT
Silicon Bring-Up
Yield Analysis
Failure Analysis
IEEE Standards
JEDEC Standards

Report this job

Work requirements

Full-time jobs in Canada