Jobs in Canada

Group jobs by employerEmail me new jobs Save this search

Added 1 month ago
Crypto Engineer (Contract)
Capco
Toronto, ON
Experience with at least one scripting language, such as Python.
Added 1 month ago
BD
Senior I/O Chiplet RTL Design Engineer
BTA Design Services Inc.
Ottawa, ON
- Full-time
…are currently searching for a Senior I/O Chiplet RTL Design…
Added 1 month ago
J
Data Engineer (Early Career) (Canada)
Jobright.ai
Canada
- Full-time
…the job search process. They are seeking an early-career Data Engineer to design and build data pipelines, ensuring data quality and collaborating with analytics and product…
Added 1 month ago
J
Senior Software Engineer, Applied AI (Toronto)
Justworks
Toronto, ON
- $188,000 to $242,000 CAD / year
- Full-time
We are seeking a Senior Software Engineer with a strong passion for building AI-native systems in a product environment. The ideal candidate will be able to take ownership of large segments…
Added 1 month ago
Software Development Engineer, WW Deals & Promotions
Amazon
Vancouver, BC
…Amazon shoppers around the globe? As a Software Development Engineer II on our WW Deals and Promotions team in Vancouver, you'll have the opportunity to do just…
Added 1 month ago
AI
Senior Quality Engineer – Test Automation, AI Testing & Java/Python
Astra-North Infoteck Inc. ~ Conquering today’s challenges, achieving tomorrow’s vision!
Toronto, ON
- Full-time
Quality Engineer – Test Automation, Java/Python & GenAI
Added 1 month ago
IF
Principal, Software Engineering – InsurTech Finance Core Systems
Intact FC
Toronto, ON · Montreal, QC
- Full-time
Expert hands-on experience with Python and Node.js is a strong asset.
Added 2 months ago
FG
Machine Learning Engineer, Associate Director
Fitch Group, Inc.
Toronto, ON
- Full-time
Machine Learning Engineer, Associate Director – AI Innovation Teams
Added 1 month ago
PX
Staff Machine Learning Engineer – AI & Agentic Systems
Project X Ltd.
Toronto, ON
- Full-time
Advanced Python development with strong production software-engineering practices (testing, CI/CD, Git)
Added 1 month ago
JG
AI Engineer with Python - 8+ Years
J2B Global LLC
Mississauga, ON
- Full-time
Design, build, and deploy Python-based AI/LLM applications using FastAPI/Flask. Develop REST APIs and scalable enterprise solutions. Build AI-powered data analytics and self-service…
Added 1 month ago
Staff/ Sr. Staff HW Test Automation Engineer
Lightmatter
Toronto, ON
As a Hardware Test Automation Engineer you'll have the opportunity to work across some combination of: an internal test software framework (Java/Python-based), industry-standard ATE test…
Added 1 month ago
L
Staff/ Sr. Staff HW Test Automation Engineer
Lightmatter
Toronto, ON
- Full-time
As a Hardware Test Automation Engineer you'll have the opportunity to work across some combination of: an internal test software framework (Java/Python-based), industry-standard ATE test…
Added 1 month ago
A
Forward Deployed Engineer
Arcadia
Toronto, ON
- $120,000 to $150,000 CAD / year
- Full-time
We are working with a fast-growing AI software company, and they are looking to hire a Forward Deployed Engineer in Toronto to help bring AI into real-world healthcare environments. It's AI…
Added 1 month ago
L
Staff/ Sr. Staff HW Test Automation Engineer
Lightmatter
Toronto, ON
- Full-time
As a Hardware Test Automation Engineer you'll have the opportunity to work across some combination of: an internal test software framework (Java/Python-based), industry-standard ATE test…
Added 1 month ago
PX
Staff Machine Learning Engineer – AI & Agentic Systems
Project X
Toronto, ON
- Full-time
Advanced Python development with strong production software-engineering practices (testing, CI/CD, Git)
Added 1 month ago
FE
Senior RPA Automation Engineer
Future Electronics
Kirkland, QC
- Full-time
…business processes across the organization. As a Senior Automation Engineer, you will lead the full lifecycle of automation initiatives - from process discovery and solution design to…
Added 1 month ago
S
Principal Site Reliability Engineer
Saviynt
Vancouver, BC
- $260,000 to $275,000 CAD / year
- Full-time
Strong programming skills in Go (Golang) and Python, with experience building robust, maintainable backend services and automation
Added 1 month ago
LD
Systems Engineer II
Leonardo DRS
Ottawa, ON · Kanata, ON
- Full-time
Experience with scripting or programming languages (e.g., Python, Java).
Added 1 month ago
LD
Systems Engineer
Leonardo DRS
Ottawa, ON · Kanata, ON
- Full-time
Experience with scripting or programming languages (e.g., Python, Java).
Added 1 month ago
N
Staff Engineer - Inference /AI
Nutanix
Vancouver, BC
- $171,000 to $257,000 CAD / year
- Full-time
At Nutanix, we're simplifying the future of AI with the Nutanix Cloud Platform for AI, enabling organizations to easily build, fine-tune, and run Generative AI, Large Language Models…
Added 1 month ago
Systems Engineer II
Leonardo DRS, Inc.
Ottawa, ON · Kanata, ON
Experience with scripting or programming languages (e.g., Python, Java).
Added 1 month ago
Senior Engineer - Access Entitlements
Veeam Software
BC
Strong Go, Java, or Python skills, with direct experience writing concurrent/parallel data pipelines (goroutines, worker pools, or equivalent) and reasoning about race conditions and shared…
Added 1 month ago
S
Regression Tester
Synechron
Toronto, ON
- $100,000 to $110,000 CAD / year
- Full-time
We are seeking a skilled QA Automation Engineer to build and maintain automated test scripts using Selenium, Playwright, Python, and JavaScript. Lead regression testing, execute test plans,…
Added 1 month ago
BD
Senior I/O Chiplet RTL Design Engineer
BTA Design Services
Ottawa, ON
- Full-time
…are currently searching for a Senior I/O Chiplet RTL Design…
Added 1 month ago
TC
AI Deployment & Solutions Lead
Tata Consultancy Services
Toronto, ON
- $115,000 to $165,000 CAD / year
- Full-time
TCS is an IT services, consulting, and business solutions organization that has been partnering with many of the world’s largest businesses in their transformation journeys for over 55…

BTA Design Services Inc.

Senior I/O Chiplet RTL Design Engineer

Ottawa, ON, Canada

Full-time

Apply on LinkedIn About employer

Applications open in a new tab.

Job details

Job type: Full-time
Apply by: Mar 13, 2027
Experience: Extensive hands-on ASIC RTL design experience, 10 years or more, with ownership through successful tape-out
Posting language: English
Posted: Sep 14, 2026

Original job description

About BTA Design Services
Headquartered in Ottawa, BTA Design Services supports the electronic design community across Canada and internationally, specializing in ASIC and FPGA design, verification, and embedded software development. We strengthen our clients' engineering teams and accelerate the delivery of complete, production-ready designs.

We are adaptable, efficient, and built around exceptional technical talent. Our continued growth reflects the trust our clients place in us, and we are currently searching for a Senior I/O Chiplet RTL Design Engineer.

About the Engagement
The I/O chiplet connects die-to-die interfaces with multi-protocol high-speed I/O, combining UCIe, PCIe, Ethernet, static switching, and an embedded management subsystem. You will collaborate with architecture, RTL, verification, firmware, physical design, and IP partners. Client identity and detailed program specifications are shared under confidentiality during interviews.

About the Position
You will translate architectural requirements into synthesizable SystemVerilog and Verilog, owning assigned blocks from specification through front-end sign-off. The role combines custom datapath and control logic with integration of third-party protocol and PHY IP, with close attention to power, performance, area, and physical implementation.

Key Responsibilities

Define block micro-architecture, interface specifications, and measurable latency, throughput, and resource budgets
Develop configurable static-switch fabrics, protocol multiplexers, pipelined datapaths, and boundary rate-adaptation logic
Configure and integrate protocol and PHY IP, including clocking, reset, status, and control interfaces
Implement CSR access, configuration sequencing, interrupts, and management logic alongside the firmware team
Write assertions and resolve lint, clock-domain crossing (CDC), reset-domain crossing (RDC), and connectivity findings
Develop timing constraints, analyze synthesis results, and work with physical design on partitioning, congestion, and timing closure
Implement low-power controls and support power-intent checks, DFT integration, and formal equivalence activities
Debug failures with verification engineers, maintain design documentation, and deliver reviewed RTL and synthesis handoffs

Must-Have Qualifications

Extensive hands-on ASIC RTL design experience, 10 years or more, with ownership through successful tape-out
Strong SystemVerilog and Verilog skills and experience translating specifications into clear, maintainable RTL
Depth in high-bandwidth datapaths, pipelining, multiplexing, and multi-clock design
Practical experience integrating complex IP and working with at least one high-speed interface such as PCIe, Ethernet, or die-to-die interconnect
Strong understanding of CDC/RDC, reset sequencing, assertions, and static design checks
Hands-on synthesis, timing constraints, and timing-report analysis; ability to resolve issues with physical design
Scripting skills in Python, Tcl, or similar languages to automate design flows
Ability to own technical decisions, lead design reviews, and communicate risks and progress clearly

Nice-to-Have

UCIe or other chiplet interconnect experience, including protocol-to-PHY integration and advanced packaging constraints
PCIe Gen6/Gen7, 200G Ethernet, or 224G PAM4 SerDes integration experience
Advanced-node ASIC delivery, low-power design with UPF, or physically aware RTL partitioning
Embedded RISC-V subsystems, AXI/APB, secure boot, sideband management, or FPGA prototyping experience

Work Arrangement
Ottawa, Canada, is preferred. Hybrid arrangements may be considered based on the candidate and project needs. Clear written communication, independent execution, and collaboration with distributed engineering teams are essential.

Compensation
Compensation will reflect individual experience, technical capability, and the responsibilities of the role. The package will be discussed during the recruitment process.

Why Work With Us
Join an experienced team working on the connectivity challenges behind advanced AI and computing systems. You will have direct technical ownership, close access to architects and implementation specialists, and the opportunity to shape reusable engineering methods for future chiplet programs. We value sound engineering judgment, collaboration, and a sustainable balance between demanding work and life outside it.

Only candidates selected for an interview will be contacted.
DISCLAIMER
BTA Design Services is an equal opportunity employer. We welcome applications from candidates of all backgrounds and are committed to an inclusive, accessible recruitment process. Accommodations are available on request at any stage of hiring.
This posting is for recruitment purposes only and does not constitute an offer of employment or a contract. Role scope, requirements, and compensation are subject to change. All applications are handled in confidence.

Apply on LinkedIn About employer

More about this job

Responsibilities

Translate architectural requirements into synthesizable SystemVerilog and Verilog for I/O chiplets, owning blocks from specification to front-end sign-off. Responsibilities include defining micro-architecture, integrating third-party IP, and collaborating with physical design for timing closure.

Requirements

Requires 10+ years of ASIC RTL design experience with a proven track record of successful tape-outs. Candidates must be proficient in high-bandwidth datapaths, high-speed interfaces, and static design checks like CDC/RDC.

Skills

SystemVerilog
Verilog
ASIC RTL Design
PCIe
Ethernet
UCIe
CDC/RDC
Synthesis
Timing Constraints
Python
Tcl
Low-power Design
DFT Integration
Formal Equivalence
Pipelining
Multi-clock Design

Visa sponsorship

Not detected in the job text

Keywords

ASIC
FPGA
RTL
Chiplet
UCIe
PCIe Gen6
PCIe Gen7
200G Ethernet
224G PAM4 SerDes
SystemVerilog
Verilog
CDC
RDC
UPF
RISC-V
AXI
APB
Synthesis
Timing Closure
Python
Tcl
Die-to-Die Interconnect
Low-power Design
DFT
Formal Equivalence
Static Switching
PHY IP
CSR
Pipelining
Micro-architecture

Report this job

Work requirements

Jobs in Canada