Find work in Canada.
A simpler way to find your next job.
Added
FPGA AI Accelerator Engineer
O-HIVE.AI
…object detection, and VLM inference into an energy-efficient semiconductor…
Added
ASIC Engineer
O-HIVE.AI
The engineer will contribute to the complete ASIC development lifecycle, including architecture definition, RTL design, IP integration, verification, synthesis, timing closure, power…
Added
FPGA AI Accelerator Engineer
O-HIVE.AI
…object detection, and VLM inference into an energy-efficient semiconductor…
Added
FPGA Designer
Fidus Systems
…and internal Fidus teams to define architectures, implement RTL, integrate IP, run simulations, close timing, and support lab bring-up and…
Added
FPGA Designer
Fidus Systems
…and internal Fidus teams to define architectures, implement RTL, integrate IP, run simulations, close timing, and support lab bring-up and…
No more jobs.