Closed listing

CPU Clock Distribution and Custom Clock Design

Markham, ON, Canada

$140,000 to $250,000 USD / year · Full-time

This opening has closed.

The original listing is kept below for reference.

Find open jobs More jobs with this employer

About employer

Job details

Pay: $140,000 to $250,000 USD / year
Job type: Full-time
Closing date: Oct 28, 2026
Posting language: English
Posted: Sep 30, 2026

Similar jobs hiring now

Search current openings

Original job description

Archived listing. The details below describe a past opening.

Full-time

US / Canada / India

Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As a member of the CPU clock design team, you will architect and deliver the clock generation and distribution networks that set the frequency, skew, jitter, and power ceiling for the product.

THE ROLE

As a Custom Clock Design and Distribution (CCD) Engineer, you will participate in the following :

Architect and drive the end-to-end clock generation and distribution methodology using H-tree, mesh, spine, and multi-source clock-tree synthesis for high-frequency CPU cores, co-optimizing skew, insertion delay, jitter, duty-cycle distortion, and clock power.
Design and characterize custom clock circuits at transistor level clock buffers and repeaters, dividers, deskew and duty-cycle correction, clock-gating and clock-mux cells meeting PPA targets across PVT corners.
Own end-to-end clock-network closure: SPICE-driven skew, latency, and jitter analysis, EM/IR and signal-integrity signoff on the clock grid, and STA correlation (OCV/AOCV/POCV) across Functional and DFT modes.
Partner with PLL/FLL, timing, power, CAD, physical design, and DFT teams aligning clock source models, jitter budgets, and power-aware clocking and drive Tools, Flows, and Methodology (TFM), including clock-analysis automation and team-wide best practices.

Minimum Qualifications

Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in clock design, clock distribution, and/or custom circuit design.
Hands-on transistor-level design experience with clock dividers, deskew and duty-cycle correction, clock-gating and mux cells at advanced CMOS nodes.
Proven experience constructing and analyzing low-skew, low-power clock distribution networks using H-tree, mesh, spine, and multi-source CTS for high-frequency CPUs.
Strong SPICE simulation and analysis skills, with solid grounding in device physics, RC delay, and signal integrity applied to clock-path design and verification.
Well-versed in STA and clock timing signoff including setup, hold, duty cycle closure across Functional and DFT (Design for Test) modes.
Demonstrated track record delivering clock networks and/or clocking IP through tape-out, with silicon-validated PPA - frequency, skew, jitter, and power - in high-volume products.
Strong communication and collaboration skills, comfortable working directly with PLL, CAD, physical design, and foundry partner teams.

Requirements - Preferred

Proficiency with PLL/FLL specifications, clock source modeling, skew estimation, jitter budgeting, and jitter/duty-cycle measurement.
Experience with power-aware clocking - clock gating, DVFS, clock-skipping, and resonant or mesh-based clocking strategies for clock-power reduction.
Deep understanding of clock-network signoff - EM/IR on the clock grid, dynamic voltage-drop-aware timing, crosstalk and noise, and Monte Carlo variation studies.
Experience with testchip clock development and benchmarking, and partnering directly with foundries on PDK bring-up and clock-device co-optimization (DTCO) at leading-edge nodes.
Familiarity with the full clock flow - architecture, circuit design, physical implementation of the clock network, and timing/model generation - at block and full-chip level.
Proficient in Python, Perl, or TCL to build and improve clock analysis, characterization, and methodology automation.
Experience using Agentic AI tools for productivity and automation.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

About employer

More about this job

Responsibilities

Architect and deliver high-frequency CPU clock generation and distribution networks, optimizing skew, latency, jitter, duty-cycle distortion, and power. Design and characterize custom clock circuits, close clock networks through SPICE, timing, and EM/IR signoff, and collaborate with PLL, timing, power, CAD, physical design, and DFT teams on clock methodology and automation.

Requirements

Requires a BS or MS degree and at least 5 years of relevant experience for individual contributor roles, or 12+ years for lead roles, with hands-on transistor-level clock-circuit design and advanced CMOS clock-network experience. Candidates should have strong SPICE and STA expertise, a record of delivering clock networks or IP through tape-out with silicon-validated results, and effective cross-functional communication skills.

Skills

Custom Clock Design
Clock Distribution
Clock Generation
Clock-Tree Synthesis
SPICE Simulation
Static Timing Analysis
Signal Integrity
EM/IR Signoff
PLL/FLL Modeling
Jitter Analysis
Duty-Cycle Correction
Clock Gating
Python
Perl
TCL

Visa sponsorship

Not detected in the job text

Keywords

CPU
Clock Generation
Clock Distribution
H-Tree
Clock Mesh
Clock Spine
Multi-Source Clock-Tree Synthesis
Clock Buffers
Clock Repeaters
Clock Dividers
Deskew
Duty-Cycle Correction
Clock Gating
Clock Mux
Advanced CMOS
SPICE
Static Timing Analysis
OCV
AOCV
POCV
EM/IR
Signal Integrity
PLL
FLL
DVFS
Monte Carlo Variation
PDK Bring-Up
DTCO
Python
Perl

Report this job