Find work in Canada.

322,022 jobs across our Canadian network. How we count

Jobs in Canada

14 jobs

Email me new jobs Save this search

Added 6 days ago
Senior ASIC Verification Engineer
Qualcomm
Markham, ON
Full-time
We are looking for an ASIC Verification Engineer to be part of our team to innovate and design complex leading, ultra-low power, solutions for audio and context aware applications.
Added 13 days ago
Senior ASIC Design Engineer, Low Power AI
Qualcomm
Markham, ON
Full-time
We are looking for an ASIC Design Engineer that will work with industry leading edge HW Design technology and processes and provide expertise for next generation initiatives. As a leader in…
Added 14 days ago
Senior I/O Chiplet RTL Design Engineer
BTA Design Services Inc.
Ottawa, ON
Full-time
Advanced-node ASIC delivery, low-power design with UPF, or physically aware RTL partitioning
Added 14 days ago
Senior I/O Chiplet Verification Engineer
BTA Design Services Inc.
Ottawa, ON
Full-time
…our clients place in us, and we are currently searching for a Senior I/O Chiplet Verification…
Added 14 days ago
Senior I/O Chiplet RTL Design Engineer
BTA Design Services
Ottawa, ON
Full-time
Advanced-node ASIC delivery, low-power design with UPF, or physically aware RTL partitioning.
Added 14 days ago
Senior I/O Chiplet Verification Engineer
BTA Design Services
Ottawa, ON
Full-time
…our clients place in us, and we are currently searching for a Senior I/O Chiplet Verification…
Added 1 month ago
Senior ASIC Verification Engineer, Low Power AI Subsystems
Qualcomm
Markham, ON
Full-time
We are looking for an ASIC Verification Engineer to be part of our team to innovate and design complex leading, ultra-low power, solutions for audio and context aware applications.
Added 1 month ago
Senior ASIC Verification Engineer, Low Power AI Subsystems
Qualcomm
Markham, ON
Full-time
We are looking for an ASIC Verification Engineer to be part of our team to innovate and design complex leading, ultra-low power, solutions for audio and context aware applications.
Added 1 month ago
Senior ASIC Implementation Engineer, Low Power AI
Qualcomm
Markham, ON
Full-time
We are looking for an ASIC Implementation Engineer to be part of our team to innovate and design complex leading, ultra-low power, solutions for audio and context aware applications. We are…
Added 1 month ago
SMTS Logic Design
Rambus
Montreal, QC
Other
As a Senior Member of Technical Staff (SMTS) – Logic Design Engineer, you’ll play a pivotal role in PCIe Gen6/Gen7 switch IP development, contributing to architecture definition,…
Added 3 months ago
Systems Architecture, Senior to Staff – Agentic AI
Qualcomm
Markham, Ontario
Full-time
Be part of the team developing next generation Edge AI subsystems and platforms. The Edge AI Systems Engineer is responsible for system architecture definition activities supporting a…
Added 3 months ago
Systems Architecture, Senior to Staff – Agentic AI
Qualcomm
Markham, Ontario
Full-time
Be part of the team developing next generation Edge AI subsystems and platforms. The Edge AI Systems Engineer is responsible for system architecture definition activities supporting a…
Added 3 months ago
Systems Architecture, Senior to Staff – Agentic AI
Qualcomm
Markham, Ontario
Full-time
Be part of the team developing next generation Edge AI subsystems and platforms. The Edge AI Systems Engineer is responsible for system architecture definition activities supporting a…
Added 3 months ago
Systems Architecture, Senior to Staff – Agentic AI
Qualcomm
Markham, ON
Full-time
Be part of the team developing next generation Edge AI subsystems and platforms. The Edge AI Systems Engineer is responsible for system architecture definition activities supporting a…

No more jobs.

Qualcomm

Senior ASIC Implementation Engineer, Low Power AI

Markham, ON, Canada

Pay: $115,600.00 - $165,600.00
Job type: Full-time
Posting language: English
Posted: Aug 4, 2026

Apply About employer

Applications open in a new tab.

Original job description

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

What we are doing what has not been done.

Shape the future of low power AI subsystems.

Push the boundaries on features and performance.

Qualcomm Technologies Audio products are designed to offer premium wireless connectivity, high levels of integration, immersive sound quality, and on-device AI for smart audio and context aware applications. An ultra-low power subsystem within a low power SoC; a chip-within-a-chip HW block incorporating multiple always-on IP's, design execution within this group requires solving ground-breaking challenges and multiple power domain crossing issues.

As we are pioneer new and/or improved functionality, innovate to minimize power consumption. Make a difference, join a team on the cutting edge and become an integral part of Qualcomm’s growth and momentum.

We are looking for an ASIC Implementation Engineer to be part of our team to innovate and design complex leading, ultra-low power, solutions for audio and context aware applications. We are open to all levels of applicants, with responsibility being commensurate with experience. We are looking for applicants who thrive when presented with constant opportunities for learning and growth and who want to have a large impact on our team. New Position

As part of our team your responsibilities will be focused on key ASIC implementation tasks such as:

Synthesis
Timing Constraints
Implementing ECOs
STA
Power intent validation (CLP)
Lint
Power Analysis Tasks
CDC validation
Model and analyze performance, area, power, and system cost tradeoffs for different micro-architectures
Contribute to implementation methodologies/ flows

Specific responsibilities will be a function of project and team needs and may vary over time. However, the initial focus of this role will be:

CLP (RTL and/or netlist)
PTPX / power pro
Power analysis / optimization

In addition to implementation tasks the successful candidate may also be asked to perform ASIC design tasks including some RTL development.

Requirements:

2 years of professional ASIC hardware design and/or implementation experience.
Expertise with Verilog/VHDL RTL design languages and ability to write clean, readable, synthesizable RTL.
Exceptional understanding of ASIC/VLSI concepts
Experience in logic synthesis using Synopsis and/or Cadence tools.
Detail oriented with strong analytical and debugging skills

Preferred Qualifications:

Strong communication (written and verbal) and collaboration skills
Working knowledge of UPF specification
Experience with synthesis, STA
Experience with High-speed/Low power ASIC design within a Unix environment
Experience with clock domain crossing techniques and tools
Scripting skills (Python , PERL, TCL or C)

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ years of ASIC design, verification, or related work experience.
OR
PhD in Science, Engineering, or related field.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

Pay range and Other Compensation & Benefits:

$115,600.00 - $165,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer.

If you would like more information about this role, please contact Qualcomm Careers.

Apply About employer

More about this job

Responsibilities

The role involves performing key ASIC implementation tasks such as synthesis, timing constraints, and power analysis for ultra-low power AI subsystems. The engineer will also contribute to implementation methodologies and may perform RTL development as needed.

Requirements

Candidates must have at least 2 years of professional ASIC hardware design or implementation experience. Proficiency in Verilog/VHDL and experience with logic synthesis tools like Synopsys or Cadence are required.

Skills

ASIC implementation
Synthesis
Timing constraints
ECOs
STA
Power intent validation
Lint
Power analysis
CDC validation
Verilog
VHDL
RTL design
Python
TCL
Perl
Unix

Benefits

Annual discretionary bonus program
Annual RSU grants
Competitive benefits package

Visa sponsorship

Not detected in the job text

Keywords

ASIC
Low power AI
SoC
RTL
Synthesis
Timing constraints
ECO
STA
CLP
Power analysis
CDC
Verilog
VHDL
Synopsys
Cadence
UPF
Python
Perl
TCL
C
Unix
VLSI
Hardware design
Micro-architecture
Audio products
Wireless connectivity
On-device AI
Context aware applications
Implementation methodology
Debugging

Report this job