Find work in Canada.

421,816 jobs across our Canadian network. How we count

Jobs in Canada

25+ jobs

Email me new jobs Save this search

Added 1 day ago
A
Staff PCIe Verification Engineer
Arm
Toronto, ON
- Full-time
…level. New team members will join hands with other Architects, RTL design and verification engineers spread across UK, US, Canada and India to build next generation…
Added 1 day ago
A
Senior PCIe Verification Engineer
Arm
Toronto, ON
- Full-time
…level. New team members will join hands with other Architects, RTL design and verification engineers spread across UK, US, Canada and India to build next generation…
Added 1 day ago
A
Senior PCIe Design Engineer
Arm
Toronto, ON
- Full-time
Are you ready for a new and exciting challenge? If you are a self-motivated design engineer with expertise in micro-architecture, logic design and ARM IP’s, system protocols and looking to…
Added 2 days ago
MT
LEC (Logic Equivalence Checking) CAD Engineer
Mirafra Technologies
ON · Ontario, Canada
- Full-time
A LEC (Logic Equivalence Checking) CAD Engineer who will develop and support formal equivalence methodologies to ensure functional correctness between RTL, synthesized netlists, and…
Added 3 days ago
Principal Firmware Engineer
Synopsys
Ottawa, ON
Dropping into RTL waveforms to debug firmware comes naturally to you. So does stepping back to question whether the algorithm itself needs rethinking. Profiling compiled code to find…
Added 3 days ago
AM
Firmware Engineering Manager
Advanced Micro Devices, Inc
Markham, ON
- Full-time
…mission spans the full ASIC lifecycle - from architecture and RTL collaboration through emulation, silicon bring-up, production enablement, and customer escalation support. We are…
Added 3 days ago
O
FPGA AI Accelerator Engineer
O-HIVE.AI
Windsor, ON
- Full-time
…object detection, and VLM inference into an energy-efficient semiconductor…
Added 3 days ago
A
Firmware Engineering Manager
AMD
Markham, ON
- $140,800 to $211,200 USD / year
- Full-time
…mission spans the full ASIC lifecycle - from architecture and RTL collaboration through emulation, silicon bring-up, production enablement, and customer escalation support. We are…
Added 3 days ago
MT
Computer Aided Design Engineer
Mirafra Technologies
Canada
- Full-time
A LEC (Logic Equivalence Checking) CAD Engineer who will develop and support formal equivalence methodologies to ensure functional correctness between RTL, synthesized netlists, and…
Added 4 days ago
MT
Physical Design Engineer
Mirafra Technologies
Canada
- Full-time
We are seeking a Physical Design Engineer with a strong foundation in Static Timing Analysis (STA) and a focus on design flow automation. In this role, you will be responsible for driving…
Added 5 days ago
O
ASIC Engineer
O-HIVE.AI
Windsor, ON
- Full-time
The engineer will contribute to the complete ASIC development lifecycle, including architecture definition, RTL design, IP integration, verification, synthesis, timing closure, power…
Added 7 days ago
A
CAD-DFT Engineer
Arm
Toronto, ON
- Full-time
…within Arm's Solutions Engineering organization! As a CAD-DFT Engineer, you will develop and apply scalable strategies, sequences, and automation to optimize Arm-based SoC implementation.…
Added 7 days ago
O
FPGA AI Accelerator Engineer
O-HIVE.AI
Windsor, ON
- Full-time
…object detection, and VLM inference into an energy-efficient semiconductor…
Added 9 days ago
SE
Lead RTL Engineer
Schweitzer Engineering Laboratories (SEL)
Burnaby, BC · Canada - Burnaby
- $105,600 to $158,400 CAD / year
- Full-time
Schweitzer Engineering Laboratories (SEL) is hiring a Lead Engineer with a focus in VHDL Register-Transfer Level (RTL) Digital Logic design for our R&D Communications product group. In this…
Added 11 days ago
A
Formal Signoff Verification Engineer
Amalent
Ottawa, ON · Greater Ottawa Metropolitan Area
- Full-time
…functional verification process of formal signoff, we help semiconductor development teams to deliver the maximum possible design quality in the shortest amount of…
Added 12 days ago
NT
IC Design Engineer
NETINT Technologies
Burnaby, BC
- $100,000 to $210,000 CAD / year
- Full-time
As an IC design engineer, you will be responsible to work closely with system architects and design lead on the design of a sub-system in SoCs. Responsibilities for this position include…
Added 18 days ago
Principal Firmware Engineer
Synopsys
Ottawa, ON
Dropping into RTL waveforms to debug firmware comes naturally to you. So does stepping back to question whether the algorithm itself needs rethinking. Profiling compiled code to find…
Added 18 days ago
Principal Physical Design Methodology Engineer
Synopsys
Markham, ON
…tapeout schedule. Somewhere along the way, you stopped being the engineer who executes the methodology and became the one who writes it, debugs it when it breaks at 2am, and teaches three…
Added 18 days ago
Q
ASICS Design Verification Engineer - Multiple levels
Qualcomm
Vancouver, BC
- Full-time
Master’s degree in Computer Science, Electrical Engineer, Computer Engineering, or a closely related field
Added 18 days ago
DT
Senior Design Verification Engineer
Diligent Tec, Inc
Vancouver, BC
- Contract
Company Description Diligent Tec, Inc. is a technology consulting firm specializing in advanced semiconductor and electronic design services. The company partners with leading organizations…
Added 20 days ago
AM
SoC Lead Engineer – LEC & Low Power Signoff
Advanced Micro Devices, Inc
Markham, ON
- Full-time
Lead and own the full LEC signoff chain from RTL to physical netlist (RTL, post-synthesis netlist, post-DFT netlist, post-floorplan netlist, and post-P&R (GDS-level) netlist).
Added 20 days ago
A
Silicon Design Engineer
AMD
Vancouver, BC
- $91,200 to $136,800 USD / year
- Full-time
As a Silicon Design Engineer, you will work with formal experts and designers to verify formal properties and drive convergence.
Added 20 days ago
A
Silicon Design Engineer
AMD
Markham, ON
- $91,200 to $136,800 USD / year
- Full-time
As a Silicon Design Engineer, you will work with formal experts and designers to verify formal properties and drive convergence.
Added 21 days ago
S
Senior IC Digital Design Engineer
StarIC
Toronto, ON
- Full-time
At StarIC, we’re not just building circuits; we’re shaping the future of technology. As a Toronto-based semiconductor design company, we thrive on creativity, collaboration, and pushing the…
Added 23 days ago
AM
Physical Design Engineer
Advanced Micro Devices, Inc
Markham, ON
- Full-time
Lead engineer driving PPA improvements for critical graphics blocks, and serves as main point of contact from Physical Design to RTL teams.

Synopsys

Principal Firmware Engineer

Ottawa, ON, Canada

Apply About employer

Applications open in a new tab.

Job details

Posting language: English
Posted: Sep 8, 2026

Original job description

General Information

Job Title

Principal Firmware Engineer

Job ID

18734

Country

Canada

City

Nepean

State/Province

Nepean

Date Posted

08-Sep-2026

Job Category

Engineering

Job Subcategory

ASIC Digital Design

Hire Type

Employee

Remote Eligible

Descriptions & Requirements

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

Firmware at the boundary between hardware and software is where you have built your career. A single miscalculation can mean the difference between a memory interface that trains cleanly and one that fails in the field, and that reality has shaped how you work. Performance is not just about writing tight code. It is about understanding what the silicon is actually doing when your code runs at boot time.

Dropping into RTL waveforms to debug firmware comes naturally to you. So does stepping back to question whether the algorithm itself needs rethinking. Profiling compiled code to find microcode level bottlenecks is the kind of work that keeps you engaged. The hardware is real, the constraints are real, and the problems do not solve themselves with abstractions.

Mentoring others matters to you, but so does staying curious about how new modeling techniques might change what is possible.

At Synopsys, the memory interface PHYs you work on will power the next generation of DDR, LPDDR, and HBM solutions.

What You'll Be Doing

Develop and optimize firmware for DDR, LPDDR, and HBM memory interface PHY training sequences
Profile compiled firmware at the instruction level to identify runtime bottlenecks and implement optimizations that improve training performance
Analyze RTL waveforms and testchip data in the hardware lab to understand eye margin sensitivity and refine training algorithms
Collaborate with firmware architecture to study JEDEC protocol specifications and propose algorithmic improvements to training workflows
Debug complex hardware-software interaction issues across firmware, RTL, and physical silicon using lab equipment and simulation tools
Explore and prototype how emerging modeling techniques could be applied to memory training workflows
Mentor engineers on the team, sharing your knowledge of embedded firmware development, hardware debugging, and memory interface behavior

The Impact You Will Have

Reduce training runtime for next-generation memory PHYs, directly improving customer time-to-market and system boot performance
Improve training robustness and eye margin across process, voltage, and temperature corners, resulting in higher yield and reliability for customer designs
Influence the architecture of future PHY training algorithms by bringing fresh perspectives grounded in real hardware behavior
Accelerate team capability by mentoring engineers on low-level firmware optimization, RTL debugging, and protocol-level problem solving
Enable Synopsys to deliver competitive, high-performance memory IP solutions that meet the demands of AI, HPC, and data center applications
Shape the direction of firmware development practices and tooling within the IP Group through your technical leadership
Contribute to the successful deployment of memory PHY IP used by leading semiconductor companies worldwide

What You'll Need

Bachelor's degree in Engineering, Computer Science, or related field with 12+ years of software development experience, Master's with 10+ years, or PhD with 8+ years, all in commercial or production environments
Deep proficiency in C for embedded firmware development, including experience optimizing for resource-constrained processors
Hands-on experience with RTL waveform analysis and debugging using tools like Verdi, DVE, or similar
Demonstrated ability to work at the hardware-software boundary, understanding how firmware interacts with digital logic and physical interfaces
Experience profiling and optimizing compiled code for performance-critical applications
Strong debugging skills across firmware, RTL simulation, and hardware lab environments
Experience with Python and Verilog is a strong plus, particularly for test automation and RTL co-development

Who You Are

When a training algorithm in a JEDEC spec catches your eye, your mind immediately goes to edge cases, corner conditions, and where the runtime cost will hide
Working in a hardware lab with testchips, probing signals, and correlating scope traces with firmware behaviour is second nature to you
Debugging means profiling, tracing, and looking at waveforms until the root cause reveals itself, not guessing your way through
Bringing ideas to the table is important to you, and so is being open to pushback or defending a position when it matters
Explaining a firmware optimization to a hardware engineer or a training strategy to a customer-facing team is something you can do without losing either audience
Mentoring by showing is your style, walking someone through a debug session or profiling workflow until they can own it themselves

The Team You'll Be Part Of

You will be part of the Synopsys IP Group firmware development team based in Ottawa, focused on developing interface IP solutions for DDR, LPDDR, and HBM memory interfaces. The team works on the challenging problem of PHY-to-memory interface training for next-generation protocols and bus speeds, balancing runtime performance with quality of results. This is a team that values fresh perspectives and is committed to mentoring and integrating new members. You will have access to an advanced hardware lab with a library of testchips for real-world validation and optimization work.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

Apply About employer

More about this job

Responsibilities

Develop and optimize firmware for DDR, LPDDR, and HBM memory interface PHY training sequences. Debug complex hardware-software interaction issues using lab equipment and simulation tools.

Requirements

Requires a degree in Engineering or Computer Science with 8 to 12+ years of software development experience. Must have deep proficiency in C for embedded firmware and experience with RTL waveform analysis.

Skills

Firmware development
C programming
RTL debugging
Memory interface
DDR
LPDDR
HBM
Verdi
DVE
Python
Verilog
Hardware-software interaction
Performance profiling
JEDEC protocols
Embedded systems
Algorithm optimization

Benefits

Health benefits
Wellness benefits
Financial benefits

Visa sponsorship

Not detected in the job text

Keywords

Firmware
ASIC
Digital Design
DDR
LPDDR
HBM
PHY
RTL
C
Python
Verilog
Verdi
DVE
JEDEC
Embedded Systems
Hardware Debugging
Memory Interface
Performance Optimization
Silicon
IP Solutions
Training Algorithms
Testchips
Waveform Analysis
Microcode
HPC
Data Center
AI
Semiconductor
Engineering
Firmware Architecture

Report this job