Find work in Canada.

A simpler way to find your next job.

Jobs in Canada

Email me new jobs Save this search

Added 19 days ago
O
Principal Machine Learning Engineer, SecureAI
Okta
Toronto, ON
- $192,000 to $264,000 CAD / year
- Full-time
…under Okta Secures AI as a Principal Machine Learning (ML) Engineer to advance Okta's authorization capabilities. By replacing static, rule-based systems with dynamic AI security…
Added 19 days ago
SG
3D Software engineer
SQUALUS GROUP
ON · Richmond Hill Central, Ontario
- Full-time
Added 19 days ago
Staff Data Infrastructure Engineer
Faire
Toronto, ON · Kitchener, ON
We are hiring a Staff Engineer to own that plumbing. Concretely, this means the path data takes out of our production databases (CockroachDB and MySQL) and into a place where analysts and…
Added 19 days ago
PG
JAMS Platform Engineer
Pacer Group
Toronto, ON
- $65 to $70 CAD / hour
- Contract
Proficiency in Python and PowerShell scripting
Added 19 days ago
Analog Design, Principal Engineer- 18339
Synopsys
Markham, ON
Proficiency with SPICE simulators, EDA tools, and scripting (Python, TCL, etc.)
Added 19 days ago
Pre-Silicon Signoff Lead
Synopsys
Mississauga, ON
You are a seasoned engineer with deep expertise in high-speed serial communication and transceiver design, blending theoretical rigor with hands-on laboratory proficiency. You thrive in…
Added 19 days ago
Principal Firmware Engineer
Synopsys
Ottawa, ON
Experience with Python and Verilog is a strong plus, particularly for test automation and RTL co-development
Added 19 days ago
Principal Physical Design Methodology Engineer
Synopsys
Markham, ON
…tapeout schedule. Somewhere along the way, you stopped being the engineer who executes the methodology and became the one who writes it, debugs it when it breaks at 2am, and teaches three…
Added 19 days ago
Principal SI/PI Engineer - 18619
Synopsys
Mississauga, ON
You are a highly skilled and passionate engineer with a deep understanding of high-speed signal and power integrity, particularly in the realm of SerDes interfaces. With a proven track…
Added 19 days ago
Systems Software Engineer - EA SPORTS™ NHL
Electronic Arts
Vancouver, BC
We're looking for a Systems Software Engineer or someone interested in expanding their knowledge in the Systems area. Our Systems Engineers maintain a broad view of the game and engine…
Added 19 days ago
Systems Software Engineer - EA SPORTS™ NHL
Electronic Arts
Vancouver, BC
We're looking for a Systems Software Engineer or someone interested in expanding their knowledge in the Systems area. Our Systems Engineers maintain a broad view of the game and engine…
Added 19 days ago
Senior Software Engineer- Generalist (Apex Legends)
Electronic Arts
Vancouver, BC
Job Title: Senior Software Engineer - Generalist (Apex Legends)
Added 19 days ago
Silicon Validation Engineer
Synopsys
Mississauga, ON
Automate test sequences and data analysis using Python and MATLAB, turning raw measurements into actionable insights and clear reports for design teams and customers
Added 19 days ago
Silicon Validation Software Engineer (Sr Staff)
Synopsys
Mississauga, ON
You are comfortable sitting with an analog designer reviewing scope traces one hour and writing Python to parse gigabytes of characterization data the next. You do not wait for perfect…
Added 19 days ago
Silicon Validation/Characterization Engineer - 18757
Synopsys
Ottawa, ON
You are comfortable in the lab with an oscilloscope in one hand and a Python script in the other, moving between electrical measurements and data analysis without losing sight of what you…
Added 19 days ago
C
Data Engineer – PySpark & SQL
Capgemini
Mississauga, ON
- Full-time
We are looking for an experienced 3+ years of Data Engineer with strong hands-on expertise in PySpark, Python, SQL, and data engineering. The ideal candidate should have experience building…
Added 19 days ago
S
Robotics Engineer, Teleoperation and Data Collection - Physical AI Hub, Kitchener
Siemens
Kitchener, ON
- Full-time
We are seeking a Robotics Data Engineer to build the teleoperation and data collection layer for the Physical AI Runtime. This engineer will design pipelines for demonstration data,…
Added 19 days ago
S
Machine Learning Systems and Infrastructure Developer
Siemens
Kitchener, ON
- Full-time
Partner with the Senior AI/ML and Robotics Platform Engineer on dataset readiness, evaluation semantics, and model-quality criteria.
Added 19 days ago
Presentation Software Engineer - EA SPORTS™ NHL (TFT)
Electronic Arts
Vancouver, BC
As a Presentation Software Engineer, you will develop and support the core technologies that bring our game's storytelling and broadcast presentation to life. You will collaborate closely…
Added 19 days ago
Presentation Software Engineer - EA SPORTS™ FC
Electronic Arts
Vancouver, BC
As the Presentation Software Engineer, you will work with designers to orchestrate the camera, choreography, audio, overlays, and the tools to support those systems. You will be involved in…
Added 19 days ago
Sr. Staff AI Full Stack Engineer
Synopsys
Canada Off-Site, Canada Off-Site Office
You are a passionate engineer who thrives in fast-paced, innovative environments. You have a deep understanding of software engineering principles and a strong command of Python, with the…
Added 19 days ago
St Staff R&D Engineer
Synopsys
Waterloo, ON
…Full stack development is second nature to you: you design Python backends, build Angular frontends, and understand exactly where the boundaries should be and why they matter. When…
Added 19 days ago
Machine Learning Engineer - EA SPORTS™ FC
Electronic Arts
Vancouver, BC
Reporting to the Senior Data Science Manager, we are seeking a full-stack Machine Learning Engineer to operationalize, deploy, and scale high-impact machine learning solutions and…
Added 19 days ago
Machine Learning Engineer - EA SPORTS™ FC
Electronic Arts
Vancouver, BC
Added 19 days ago
Staff R&D Engineer-17397
Synopsys
Vancouver, BC
You are an experienced software engineer with strong C++ skills and a solid foundation in 3D geometry, meshing, or related engineering workflows. You build reliable, maintainable software…

Synopsys

Principal Physical Design Methodology Engineer

Markham, ON, Canada

Apply About employer

Applications open in a new tab.

Job details

Experience: Bachelor's or Master's in Electrical Engineering or Computer Engineering with 10+ years of hands-on ASIC digital implementation experience
Posting language: English
Posted: Aug 15, 2026

Original job description

General Information

Job Title

Principal Physical Design Methodology Engineer

Job ID

18396

Country

Canada

City

Markham

State/Province

Markham

Date Posted

15-Aug-2026

Job Category

Engineering

Job Subcategory

R&D Engineering

Hire Type

Employee

Remote Eligible

Descriptions & Requirements

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent a decade building the kind of high-speed digital IP that actually ships in products people use, and you know the difference between a flow that looks good in a deck and one that survives contact with a 3nm tapeout schedule. Somewhere along the way, you stopped being the engineer who executes the methodology and became the one who writes it, debugs it when it breaks at 2am, and teaches three teams across two continents how to use it without losing your patience.

You think in tradeoffs. PPA is not a buzzword to you, it is the conversation you have every day with designers who want faster clocks, lower power, and smaller area, and you are the one who figures out which two they can actually have. You have opened Fusion Compiler or ICC2 enough times that you know where the tools break down, and you have written enough Tcl and Python to automate your way around those edges.

You do not wait for perfect requirements. You sit with a design team, ask what they are actually trying to build, and walk out with a methodology plan that works. At Synopsys, you will define the RTL-to-GDSII flows that power the next generation of SerDes and memory controllers, and the engineers who use your work will know your name.

What You'll Be Doing

Lead the digital methodology engineering effort for Interface IP, defining and maintaining the complete RTL-to-GDSII implementation flow using Fusion Compiler, PrimeTime, PrimePower, and related Synopsys toolchains
Build, test, and deploy synthesis and place-and-route methodologies for high-speed IP cores and subsystems targeting advanced nodes (5nm, 3nm, and beyond)
Evaluate and optimize design-for-test insertion, timing closure, power optimization, and EM/IR analysis workflows across multiple IP development teams
Develop automation scripts, reference flows, and documentation that design teams can actually use without calling you every time something breaks
Act as the technical bridge between EDA tool development teams and IP design teams, translating tool capabilities into usable methodology and feeding real-world design challenges back to tool teams
Mentor engineers across global teams on digital implementation best practices, timing closure strategies, and physical design tradeoffs
Drive continuous improvement of design processes by identifying bottlenecks, proposing solutions, and measuring impact on PPA and schedule

The Impact You Will Have

Your methodologies will directly determine the PPA outcomes for Synopsys Interface IP products used by semiconductor companies worldwide
Design teams will close timing weeks faster because the flows you built handle corner case scenarios and multi-mode optimization without manual intervention
You will enable IP teams to adopt new process nodes and EDA tool versions with confidence, reducing risk and accelerating time to tapeout
Engineers you train will carry forward the practices you establish, multiplying your impact across dozens of projects and hundreds of tapeouts
Your feedback loop with EDA tool teams will shape the next generation of Synopsys synthesis and place-and-route capabilities
The automation and reference flows you create will become the foundation for how Synopsys develops high-speed digital IP for years to come
You will help Synopsys maintain its position as the provider of best-in-class IP by ensuring every design starts with a world-class implementation methodology

What You'll Need

Bachelor's or Master's in Electrical Engineering or Computer Engineering with 10+ years of hands-on ASIC digital implementation experience
Deep expertise with Fusion Compiler or equivalent industry synthesis and place-and-route tools (ICC2, Innovus), including advanced features like multi-mode multi-corner optimization, clock tree synthesis, and physical synthesis
Proven track record developing or supporting high-speed digital IP cores or SoCs, ideally in SerDes, memory controllers, or similar high-performance designs
Strong understanding of the full ASIC physical design flow including IP deliverables, memory compilers, standard cell libraries, and process design kits
Solid scripting skills in Tcl and Python for flow automation, analysis, and reporting
Experience with Synopsys timing and power analysis tools like PrimeTime, PrimePower, RLTA, or CoreTools is a strong plus
Familiarity with high-speed interface protocols such as PCIe, DDR, USB, Ethernet, HDMI, MIPI, or DisplayPort is a strong plus

Who You Are

You can sit in a design review, listen to a timing closure problem, and sketch out three possible solutions on a whiteboard without needing to run back to your desk first
You write documentation that engineers actually read because it is clear, practical, and includes the gotchas you learned the hard way
You are comfortable saying "that will not work" when a proposed approach has a fatal flaw, and you can explain why in terms the team understands and respects
You debug methodically, not randomly. When a flow breaks, you isolate the variable, reproduce the issue, and fix it in a way that prevents it from happening again
You can explain a complex PPA tradeoff to a design lead in two sentences without losing the technical nuance, and you can explain the same tradeoff to a tool developer in the level of detail they need to act on it
You mentor without taking over. You show engineers how to solve the problem, not just what the answer is, because you know that builds stronger teams

The Team You'll Be Part Of

You will join the Interface IP Digital Design Methodology team, a global group responsible for defining and maintaining the ASIC design standards and flows that support Synopsys IP development teams. This team works directly with next-generation SerDes and memory interface controllers, PHYs, and subsystems, and collaborates closely with both IP design teams and EDA tool development teams across North America, Europe, and Asia. You will be part of a technical community that values deep expertise, practical problem solving, and the kind of collaboration that happens when engineers respect each other's work.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

Apply About employer

More about this job

Responsibilities

Lead the digital methodology engineering effort for Interface IP by defining and maintaining the complete RTL-to-GDSII implementation flow. Develop automation scripts and mentor global teams on best practices for timing closure and physical design tradeoffs.

Requirements

Requires a Bachelor's or Master's degree in Electrical or Computer Engineering with over 10 years of hands-on ASIC digital implementation experience. Candidates must possess deep expertise in synthesis and place-and-route tools, along with strong scripting skills in Tcl and Python.

Skills

Physical design
RTL-to-GDSII
Fusion Compiler
ICC2
PrimeTime
PrimePower
Tcl
Python
ASIC
Timing closure
PPA optimization
SerDes
Memory controllers
Synthesis
Place-and-route
Design-for-test

Benefits

Health benefits
Wellness benefits
Financial benefits

Visa sponsorship

Not detected in the job text

Keywords

Physical Design
RTL-to-GDSII
Fusion Compiler
ICC2
PrimeTime
PrimePower
ASIC
Tcl
Python
SerDes
Memory Controllers
Synthesis
Place-and-Route
PPA
Timing Closure
Design-for-Test
EM/IR Analysis
Interface IP
3nm
5nm
Clock Tree Synthesis
Physical Synthesis
PCIe
DDR
USB
Ethernet
HDMI
MIPI
DisplayPort
Methodology

Report this job