Find work in Canada.

318,453 jobs across our Canadian network. How we count

Jobs in Canada

25+ jobs

Email me new jobs Save this search

Added 10 mins ago
Administrative Support III
Alberta Health Services
Vermilion, AB
Part-time
…intermediate computer & keyboarding skills; minimum 40 wpm required. Test will be administered. Demonstrated proficiency in working with Word, Excel, Outlook Calendar bookings & other…
Added 10 mins ago
Nurse Practitioner
Alberta Health Services
Medicine Hat, AB
Temporary
Added 25 mins ago
Health Care Assistant
Senior Helpers Vancouver
Vancouver, BC
$25 to $27 CAD / hour
Part-time
Negative TB test completed in the past 90 days
Added 26 mins ago
Mechanic
Matrix Logistics (Supply Chain)
Cornwall, ON
Full-time
Added 26 mins ago
Représentants des ventes d'occasions/Pre-Owned Sales Consultant
AutoCanada Inc.
Montreal, QC
Full-time
Added 1 hour ago
Manager, Communications
Orano
Saskatoon, SK
…recently used marijuana recreationally may not pass a substance test as marijuana can remain in the user’s system for as many as 30 days after…
Added 1 hour ago
Développeur(euse) en assurance qualité logicielle - Software Quality Assurance Developer
Eaton Corporation
Brossard, QC
Full-time
…l'équipe QA Delivery, vous contribuerez au développement de cas de test automatisés, à la rédaction d'objectifs et de cas de test, à l'analyse des exigences et à l'exécution des cas de…
Added 1 hour ago
Clinical Scientist/Advanced Healthcare Scientist - Laboratory Genetics
NHS Ayrshire & Arran
Saskatoon, SK
Full-time
Participation in Duty Scientist activities, ensuring appropriate test selection and prioritisation of urgent cancer referrals
Added 1 hour ago
Clinical Scientist/Advanced Healthcare Scientist - Laboratory Genetics
NHS Scotland
Saskatoon, SK
Full-time
Participation in Duty Scientist activities, ensuring appropriate test selection and prioritisation of urgent cancer referrals
Added 1 hour ago
Radiation Therapy Service Technologist - BC Cancer - Kamloops/Kelowna
Sanya’k̓ula
Kelowna, BC
Full-time
Maintain, service, troubleshoot and test radiation therapy equipment such as linear accelerators, cobalt units, low energy x-ray units, simulators, remote afterloading devices, and related…
Added 1 hour ago
Full Stack Developer (Java & Angular)
Aarorn Technologies Inc
Montreal, QC
$55 CAD / hour
Contract
Design, develop, test, and maintain enterprise-grade web applications.
Added 1 hour ago
Mechanic
Matrix Logistics (Supply Chain)
Calgary, AB
Full-time
Added 1 hour ago
Mechanical Engineer
SearchLabs
Toronto, ON
Full-time
test and commission stainless‑steel structures, pressure equipment and process‑piping
Added 1 hour ago
Mechanical Designer
SearchLabs
Toronto, ON
Full-time
test and commission fully integrated stainless‑steel systems for high‑performance
Added 1 hour ago
Solution Architect
Aarorn Technologies Inc
Toronto, ON
$50 CAD / hour
Contract
…oversee system performance tests, and the documentation of test…
Added 1 hour ago
Fleet Coordinator
Alberta Health Services
Olds, AB
Temporary
…the Functional Abilities Recruitment Evaluation (F.A.R.E.) test, verified by certificate from Lifemark, is required for those all applicants who do not currently hold a clinical position…
Added 1 hour ago
Electroneurophysiology Technologist I
Alberta Health Services
Calgary, AB · Greater Calgary Metropolitan Area
Temporary
Added 1 hour ago
Administrative Support IV
Alberta Health Services
Camrose, AB
Temporary
…advanced computer and keyboarding skills; minimum 60 wpm required. Test will be administered. Demonstrated advanced proficiency in working with Word, Excel, Outlook Calendar bookings and…
Added 1 hour ago
Electroneurophysiology Technologist I
Alberta Health Services
Calgary, AB · Greater Calgary Metropolitan Area
Full-time
Added 1 hour ago
Intern, Primary & Secondary Flight Control Systems, Bombardier Eco (Winter 2027)
Bombardier
Montreal, QC
Volunteer
You will start working on a virtual environment (Virtual Test Bench) in order to support the integration effort between the different systems model to check multiple interfaces and logic…
Added 1 hour ago
Primary Care Paramedic
Alberta Health Services
Camrose, AB
Temporary
…the Functional Abilities Recruitment Evaluation (F.A.R.E.) test, verified by a certificate provided by the Lifemark organization, is required for applicants who do not already hold a…
Added 1 hour ago
Registered Nurse
Alberta Health Services
AB · Greater Edmonton Metropolitan Area
Full-time
…cardiology. Assessment includes a review of medications and test results which have an impact on heart function and cardiac rhythm. The RN also has a significant role in patient education…
Added 2 hours ago
Quality Assurance - Vice President
iCapital
Toronto, ON · Greater Toronto Area, Canada
Full-time
Lead, mentor, and scale a high-performing, geographically distributed team of quality managers and test engineers across US and India locations, driving skill development, career growth,…
Added 2 hours ago
Driver Examiner
SGI
Regina, SK
Full-time
…for coaching, educating, and encouraging unsuccessful road test applicants based on the driving skills demonstrated during the road test to increase their chance of success on the next road…
Added 2 hours ago
Manager, Software Engineering
AltaML
Toronto, ON
Full-time
…skills library are the default way engineers design, build, test, and review software, not an optional accelerant a few people…

Synopsys

Principal Physical Design Methodology Engineer

Markham, ON, Canada

Experience: Bachelor's or Master's in Electrical Engineering or Computer Engineering with 10+ years of hands-on ASIC digital implementation experience
Posting language: English
Posted: Aug 15, 2026

Apply About employer

Applications open in a new tab.

Original job description

General Information

Job Title

Principal Physical Design Methodology Engineer

Job ID

18396

Country

Canada

City

Markham

State/Province

Markham

Date Posted

15-Aug-2026

Job Category

Engineering

Job Subcategory

R&D Engineering

Hire Type

Employee

Remote Eligible

Descriptions & Requirements

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent a decade building the kind of high-speed digital IP that actually ships in products people use, and you know the difference between a flow that looks good in a deck and one that survives contact with a 3nm tapeout schedule. Somewhere along the way, you stopped being the engineer who executes the methodology and became the one who writes it, debugs it when it breaks at 2am, and teaches three teams across two continents how to use it without losing your patience.

You think in tradeoffs. PPA is not a buzzword to you, it is the conversation you have every day with designers who want faster clocks, lower power, and smaller area, and you are the one who figures out which two they can actually have. You have opened Fusion Compiler or ICC2 enough times that you know where the tools break down, and you have written enough Tcl and Python to automate your way around those edges.

You do not wait for perfect requirements. You sit with a design team, ask what they are actually trying to build, and walk out with a methodology plan that works. At Synopsys, you will define the RTL-to-GDSII flows that power the next generation of SerDes and memory controllers, and the engineers who use your work will know your name.

What You'll Be Doing

Lead the digital methodology engineering effort for Interface IP, defining and maintaining the complete RTL-to-GDSII implementation flow using Fusion Compiler, PrimeTime, PrimePower, and related Synopsys toolchains
Build, test, and deploy synthesis and place-and-route methodologies for high-speed IP cores and subsystems targeting advanced nodes (5nm, 3nm, and beyond)
Evaluate and optimize design-for-test insertion, timing closure, power optimization, and EM/IR analysis workflows across multiple IP development teams
Develop automation scripts, reference flows, and documentation that design teams can actually use without calling you every time something breaks
Act as the technical bridge between EDA tool development teams and IP design teams, translating tool capabilities into usable methodology and feeding real-world design challenges back to tool teams
Mentor engineers across global teams on digital implementation best practices, timing closure strategies, and physical design tradeoffs
Drive continuous improvement of design processes by identifying bottlenecks, proposing solutions, and measuring impact on PPA and schedule

The Impact You Will Have

Your methodologies will directly determine the PPA outcomes for Synopsys Interface IP products used by semiconductor companies worldwide
Design teams will close timing weeks faster because the flows you built handle corner case scenarios and multi-mode optimization without manual intervention
You will enable IP teams to adopt new process nodes and EDA tool versions with confidence, reducing risk and accelerating time to tapeout
Engineers you train will carry forward the practices you establish, multiplying your impact across dozens of projects and hundreds of tapeouts
Your feedback loop with EDA tool teams will shape the next generation of Synopsys synthesis and place-and-route capabilities
The automation and reference flows you create will become the foundation for how Synopsys develops high-speed digital IP for years to come
You will help Synopsys maintain its position as the provider of best-in-class IP by ensuring every design starts with a world-class implementation methodology

What You'll Need

Bachelor's or Master's in Electrical Engineering or Computer Engineering with 10+ years of hands-on ASIC digital implementation experience
Deep expertise with Fusion Compiler or equivalent industry synthesis and place-and-route tools (ICC2, Innovus), including advanced features like multi-mode multi-corner optimization, clock tree synthesis, and physical synthesis
Proven track record developing or supporting high-speed digital IP cores or SoCs, ideally in SerDes, memory controllers, or similar high-performance designs
Strong understanding of the full ASIC physical design flow including IP deliverables, memory compilers, standard cell libraries, and process design kits
Solid scripting skills in Tcl and Python for flow automation, analysis, and reporting
Experience with Synopsys timing and power analysis tools like PrimeTime, PrimePower, RLTA, or CoreTools is a strong plus
Familiarity with high-speed interface protocols such as PCIe, DDR, USB, Ethernet, HDMI, MIPI, or DisplayPort is a strong plus

Who You Are

You can sit in a design review, listen to a timing closure problem, and sketch out three possible solutions on a whiteboard without needing to run back to your desk first
You write documentation that engineers actually read because it is clear, practical, and includes the gotchas you learned the hard way
You are comfortable saying "that will not work" when a proposed approach has a fatal flaw, and you can explain why in terms the team understands and respects
You debug methodically, not randomly. When a flow breaks, you isolate the variable, reproduce the issue, and fix it in a way that prevents it from happening again
You can explain a complex PPA tradeoff to a design lead in two sentences without losing the technical nuance, and you can explain the same tradeoff to a tool developer in the level of detail they need to act on it
You mentor without taking over. You show engineers how to solve the problem, not just what the answer is, because you know that builds stronger teams

The Team You'll Be Part Of

You will join the Interface IP Digital Design Methodology team, a global group responsible for defining and maintaining the ASIC design standards and flows that support Synopsys IP development teams. This team works directly with next-generation SerDes and memory interface controllers, PHYs, and subsystems, and collaborates closely with both IP design teams and EDA tool development teams across North America, Europe, and Asia. You will be part of a technical community that values deep expertise, practical problem solving, and the kind of collaboration that happens when engineers respect each other's work.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

Apply About employer

More about this job

Responsibilities

Lead the digital methodology engineering effort for Interface IP by defining and maintaining the complete RTL-to-GDSII implementation flow. Develop automation scripts and mentor global teams on best practices for timing closure and physical design tradeoffs.

Requirements

Requires a Bachelor's or Master's degree in Electrical or Computer Engineering with over 10 years of hands-on ASIC digital implementation experience. Candidates must possess deep expertise in synthesis and place-and-route tools, along with strong scripting skills in Tcl and Python.

Skills

Physical design
RTL-to-GDSII
Fusion Compiler
ICC2
PrimeTime
PrimePower
Tcl
Python
ASIC
Timing closure
PPA optimization
SerDes
Memory controllers
Synthesis
Place-and-route
Design-for-test

Benefits

Health benefits
Wellness benefits
Financial benefits

Visa sponsorship

Not detected in the job text

Keywords

Physical Design
RTL-to-GDSII
Fusion Compiler
ICC2
PrimeTime
PrimePower
ASIC
Tcl
Python
SerDes
Memory Controllers
Synthesis
Place-and-Route
PPA
Timing Closure
Design-for-Test
EM/IR Analysis
Interface IP
3nm
5nm
Clock Tree Synthesis
Physical Synthesis
PCIe
DDR
USB
Ethernet
HDMI
MIPI
DisplayPort
Methodology

Report this job