Find work in Canada.

322,597 jobs across our Canadian network. How we count

Jobs in Canada

25+ jobs

Email me new jobs Save this search

Added 8 mins ago
Engineering Services During Construction (ESDC) Manager - PEng
AECOM
Pickering, ON
$120,000 to $170,000 CAD / year
Full-time
AECOM Pickering is seeking an experienced Engineering Services During Construction (ESDC) Manager to lead and coordinate engineering support throughout the construction phase of a major…
Added 8 mins ago
Engineering Services During Construction Manager - PEng
AECOM
Burnaby, BC
$120,000 to $170,000 CAD / year
Full-time
…while driving requirements and obligations associated with Engineer of Record needs for project…
Added 8 mins ago
Development Lead - Air Canada Mobile Application
Air Canada
Toronto, ON
As the most senior engineer on the mobile application, the Development Lead is both the design authority for the mobile platform and the primary delivery authority within Air Canada’s…
Added 21 mins ago
C1R EPC Retube Project Director
AtkinsRéalis
Mississauga, ON
Full-time
Team Leadership and Coordination: Assemble and lead a multidisciplinary project team, ensuring effective communication and collaboration among engineers, designers, project controls,…
Added 36 mins ago
Sr Full Stack AI Engineer - Calgary ,Canada (Hybrid)
Straive
Calgary, AB
Full-time
Title - Senior Full Stack AI Engineer / Technical Engagement Manager
Added 36 mins ago
Senior Embedded Software Designer
Kepler Communications Inc.
Toronto, ON
Full-time
…we’re committed to creating an environment where you can grow, lead, and make a global…
Added 51 mins ago
Software Engineer I
Beanfield
Toronto, ON
$90,000 to $110,000 CAD / year
Full-time
We lead the way. We disrupt the industry by thinking differently, moving quickly, and taking ownership. We operate with a startup mentality and believe in building and investing in our own…
Added 51 mins ago
C1R EPC Retube Project Director
AtkinsRéalis
Mississauga, ON
Full-time
Team Leadership and Coordination: Assemble and lead a multidisciplinary project team, ensuring effective communication and collaboration among engineers, designers, project controls,…
Added 53 mins ago
Lead, Software Engineer (Implementations)
Broadridge
Toronto, ON
Full-time
…supporting client onboarding and migration activities through test, UAT, and go-live phases. This role combines technical implementation, environment coordination, and client-facing…
Added 53 mins ago
Lead, Software Engineer
Broadridge
Toronto, ON
Full-time
We are looking for an experienced, adaptable Software Engineer to join the Securities Finance and Collateral Management (SFCM) engineering team at Broadridge. In this hands-on role, you…
Added 1 hour ago
System Protection Engineer III
TRC Companies, Inc.
Calgary, AB
Full-time
…latest technology to devise innovative solutions that stand the test of time. From pipelines to power plants, roadways to reservoirs, schoolyards to security solutions, clients look to TRC…
Added 1 hour ago
Mechanical Engineer / Designer
RAD Torque Systems
Abbotsford, BC
$80,000 to $120,000 CAD / year
Full-time
The Mechanical Engineer / Designer will join our Mechanical Engineering team, under the leadership of the Technical Lead, Mechanical Engineering, and become part of a multidisciplinary…
Added 1 hour ago
Test and Commissioning Engineer
IKOS GROUP
Vancouver, BC
Full-time
To strengthen the IKOS team in Canada, we are looking for Railway Test & Commissioning Engineers to work on large-scale railway projects.
Added 1 hour ago
08 - Lead Engineer, Systems/Applications Design
Celestica International LP
Newmarket, ON
…deliver high quality solutions in a Tool room environment. The Engineer, Systems/Applications designs, integrates, and produces robust tooling solutions and manages systems over their life…
Added 2 hours ago
Mechanical Engineer / Designer
RAD Torque Systems
Abbotsford, BC
Full-time
The Mechanical Engineer / Designer will join our Mechanical Engineering team, under the leadership of the Technical Lead, Mechanical Engineering, and become part of a multidisciplinary…
Added 2 hours ago
Spacecraft EMC Systems Engineer
MDA
Sainte-Anne-de-Bellevue, QC
Full-time
Lead CE/CS tests, RE/RS tests on hardware and review suppliers test results.
Added 2 hours ago
Materials Analyst-Technical
WestJet Group
Calgary, AB
Lead initial provisioning for new fleet types and new or seasonal bases, including review and customization of manufacturer Recommended Spare Parts Lists (RSPLs)
Added 2 hours ago
Pre-Silicon Signoff Lead
Synopsys
Mississauga, ON
You are a seasoned engineer with deep expertise in high-speed serial communication and transceiver design, blending theoretical rigor with hands-on laboratory proficiency. You thrive in…
Added 2 hours ago
Principal Physical Design Methodology Engineer
Synopsys
Markham, ON
…tapeout schedule. Somewhere along the way, you stopped being the engineer who executes the methodology and became the one who writes it, debugs it when it breaks at 2am, and teaches three…
Added 2 hours ago
Principal SI/PI Engineer - 18619
Synopsys
Mississauga, ON
…self-driving cars, machine learning to artificial intelligence. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and…
Added 2 hours ago
Systems Software Engineer - EA SPORTS™ NHL
Electronic Arts
Vancouver, BC
Test, debug, and extend other software engineer's code.
Added 2 hours ago
Systems Software Engineer - EA SPORTS™ NHL
Electronic Arts
Vancouver, BC
Test, debug, and extend other software engineer's code.
Added 2 hours ago
Senior Staff Hardware Validation Engineer
Synopsys
Mississauga, ON
Work with board schematics and layouts to optimize test points and signal paths that enable entire silicon validation teams to test our products
Added 2 hours ago
Senior Verification Manager, SERDES PHY
Synopsys
Mississauga, ON
…request will compromise sign-off quality. At Synopsys, you will lead verification for flagship SERDES PHY IP that powers high-performance SoCs, and you will do it with your hands still in…
Added 2 hours ago
Staff Silicon Validation Software Engineer - 17309
Synopsys
Mississauga, ON
…Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software…

Synopsys

Senior Verification Manager, SERDES PHY

Mississauga, ON, Canada

Experience: 10+ years of hands-on ASIC mixed-signal verification experience with recent work in the last 3 to 5 years on debug, environment development, or sign-off
Posting language: English
Posted: May 25, 2026

Apply About employer

Applications open in a new tab.

Original job description

General Information

Job Title

Senior Verification Manager, SERDES PHY

Job ID

17631

Country

Canada

City

Mississauga

State/Province

Mississauga

Date Posted

25-May-2026

Job Category

Engineering

Job Subcategory

ASIC Digital Design

Hire Type

Employee

Remote Eligible

Descriptions & Requirements

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent a decade-plus in mixed-signal verification and you know that SERDES PHY is where theory meets silicon reality, where a clean testplan does not guarantee clean bring-up, and where the difference between a release and a respin often lives in one corner case nobody caught at 100°C. You are technical first, manager second. You can walk into a regression triage meeting, pull up waveforms, spot the PLL lock issue or the CDR drift that three engineers missed, and coach them through root cause without taking over their keyboard.

Leading people matters to you, but not at the expense of staying credible. You review UVM environments, you read coverage reports, you understand what makes a mixed-signal co-sim model trustworthy versus theatrical. When a customer escalation lands on your desk, you do not delegate it, you get into the debug alongside your team because that is how you stay sharp and that is how they learn.

You have run teams before. You know how to hire, grow senior leads, set priorities when everything is on fire, and say no when a feature request will compromise sign-off quality. At Synopsys, you will lead verification for flagship SERDES PHY IP that powers high-performance SoCs, and you will do it with your hands still in the work.

What You'll Be Doing

Lead and grow a distributed team of verification engineers and senior technical leads working on SERDES PHY mixed-signal verification across UVM simulation, co-simulation, emulation, and lab validation
Debug priority regressions, customer escalations, and silicon correlation issues directly, working in SystemVerilog, UVM, co-sim environments, and firmware bring-up flows
Own verification sign-off quality and release readiness for SERDES PHY IP, including testplan review, coverage analysis, checker effectiveness, and release evidence documentation
Define and evolve UVM and mixed-signal co-simulation methodology, regression standards, reuse strategy, and automation frameworks using Shell, Perl, Python, and C++
Partner daily with analog design, digital design, firmware, and applications teams to resolve technical blockers, align on test strategy, and close coverage gaps
Represent verification in program reviews, customer technical engagements, and cross-functional release planning meetings
Drive automation and AI-assisted regression triage where it measurably improves throughput, debug time, or coverage closure

The Impact You Will Have

Ensure SERDES PHY IP releases meet sign-off quality for deployment in high-performance SoCs shipping to customers across automotive, data center, and AI markets
Reduce time to root cause on mixed-signal bugs by building a team that knows how to read waveforms, correlate models to silicon, and close issues without escalation loops
Establish verification methodology and reuse standards that scale across PCIe, Ethernet, and future high-speed serial IP families
Grow senior verification engineers into technical leads who can own testplans, drive coverage closure, and mentor others through complex debug
Improve regression efficiency and triage speed through targeted automation, better VIP integration, and smarter use of co-simulation and emulation platforms
Strengthen customer confidence in Synopsys SERDES IP by delivering clean releases, fast escalation response, and credible technical partnership during bring-up
Shape the technical direction of mixed-signal verification at Synopsys by contributing to tool selection, flow improvements, and cross-team best practices

What You'll Need

10+ years of hands-on ASIC mixed-signal verification experience with recent work in the last 3 to 5 years on debug, environment development, or sign-off
3+ years leading verification engineers or equivalent team lead scope, including hiring, performance management, and technical mentorship
Deep experience with PCIe and/or Ethernet SERDES, high-speed serial links, DSP blocks, and clock/data recovery circuits
Strong command of SystemVerilog, UVM, VIP integration, and coverage-driven verification methodology
Proven ability in mixed-signal verification flows including co-simulation, analog/digital modeling, and lab or silicon correlation
Scripting proficiency in Shell, Perl, Python, or C++ with the ability to review and contribute to automation infrastructure
Credible technical judgment under schedule pressure, you know when to push for more coverage and when to ship with documented risk. Experience with TX/RX PMA, common-mode PLLs, firmware bring-up, or rate and power state flows is a plus. Distributed team leadership with hands-on technical engagement is a strong differentiator.

Who You Are

You can step into a regression triage, pull up a waveform in Verdi or DVE, and guide an engineer to the root cause without doing the work for them
You know the difference between a testplan that looks complete and one that actually covers the corner cases that break in the lab, and you push back when sign-off evidence is thin
You are comfortable switching context between a hiring conversation, a firmware debug session, a customer call, and a coverage review, all in the same afternoon
You build teams that stay technical, you hire people who want to understand the PHY, not just run regressions, and you create space for them to grow into senior leads
You do not need perfect information to make a call, you work with what you have, align with design and firmware, and move forward without creating downstream chaos
You care about automation and tools, but only when they solve a real problem, you will write a Python script to fix a triage bottleneck and you will kill a dashboard nobody uses

The Team You'll Be Part Of

Your recruiter will share more about the team structure and mission during the interview process.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

Apply About employer

More about this job

Responsibilities

Lead and grow a distributed team of verification engineers while maintaining hands-on involvement in debug, testplan review, and silicon correlation. Define verification methodologies and ensure sign-off quality for high-performance SERDES PHY IP across various simulation and validation platforms.

Requirements

Requires 10+ years of hands-on ASIC mixed-signal verification experience and 3+ years of team leadership experience. Candidates must possess deep expertise in high-speed serial links, SystemVerilog, UVM, and mixed-signal co-simulation flows.

Skills

Mixed-signal verification
SERDES PHY
SystemVerilog
UVM
Co-simulation
Emulation
Lab validation
PCIe
Ethernet
Shell
Perl
Python
C++
Firmware bring-up
Coverage-driven verification
Team leadership

Benefits

Health benefits
Wellness benefits
Financial benefits

Visa sponsorship

Not detected in the job text

Keywords

ASIC
Digital Design
SERDES PHY
Mixed-signal
Verification
UVM
SystemVerilog
PCIe
Ethernet
Co-simulation
Emulation
Firmware
Shell
Perl
Python
C++
Verdi
DVE
Regression
Coverage analysis
Silicon correlation
Automation
IP
SoC
DSP
Clock and data recovery
PMA
PLL
Technical leadership
Sign-off

Report this job