Find work in Canada.

318,794 jobs across our Canadian network. How we count

Jobs in Canada

25+ jobs

Email me new jobs Save this search

Added 8 hours ago
HR
Signaling System Engineer
Hitachi Rail
Mississauga, ON
- Full-time
Ensure the definition of lab test procedures, the implementation of any requested test improvement, the execution of such tests and the preparation of final test dossier
Added 9 hours ago
OP
RF Systems Engineer
Open People Network (OPN)
Toronto, ON · Greater Toronto Area, Canada
- Full-time
Comfort with hardware: you can work with antennas, front ends, and test equipment, and you are willing to stand in a field in February to prove your system works
Added 12 hours ago
EM
AV Service Engineer - Control Systems & Device Integration
Evertz Microsystems Limited
Burlington, ON
- Full-time
Evertz AV is looking for a Service Engineer to join our AV Service team with a specific focus on Control System customization and deployment with a specific focus on VUE, our…
Added 19 hours ago
C
Hardware Field Quality Engineer Intern (Summer 2027)
CapitalG
Longueuil, QC
- $34 to $36 CAD / hour
- Volunteer
We are looking for a Hardware Field Quality Engineer Intern to join our Field Quality team at our Longueuil facility. Once our bikes, e-bikes, batteries, and stations leave the factory,…
Added 22 hours ago
SI
Ultrasound Transducer R&D Engineer
Sonele Inc.
Markham, ON
- $70,000 to $90,000 CAD / year
- Full-time
…arrays). The role spans acoustic stack design, FEM modeling, build/test, and design transfer in close collaboration with process engineering and electronics…
Added 23 hours ago
L
Technical Developer, Men's | Contract until July 2027
lululemon
Vancouver, BC
- Full-time
Utilize lab test and wear test reports and analysis to adjust execution to mitigate risk of failure
Added 23 hours ago
PL
Infrastructure Engineer
PineQ Lab Technology
Quebec, QC
- Contract
We are seeking a highly skilled and versatile Full Stack Infrastructure Engineer capable of handling a broad range of responsibilities including Proof of Concept (PoC), Request for Proposal…
Added 1 day ago
L
Hardware Field Quality Engineer Intern (Summer 2027)
Lyft
Longueuil, QC
- $34 to $36 CAD / hour
We are looking for a Hardware Field Quality Engineer Intern to join our Field Quality team at our Longueuil facility. Once our bikes, e-bikes, batteries, and stations leave the factory,…
Added 1 day ago
S
Geotechnical Engineer
Stantec
Ottawa, ON
- Full-time
Stantec is seeking a Geotechnical Engineer with 5 to 8 years of experience to join our team in Ottawa, ON. This position offers the opportunity to work on engineering and geotechnical…
Added 1 day ago
V
Instrument Operator Technician (2 Month Contract)
VitalBio
Oakville, ON
- Full-time
…electromechanical prototypes. This is not a passive role; it requires an engineer’s mindset to spot anomalies, a coder’s logic to automate tasks, and a scientist’s rigour regarding data…
Added 1 day ago
EI
Engineering Technician
ExcelGens, Inc.
Mississauga, ON
- Contract
We are seeking a Mechanical Test Engineer / Test Technician with a Mechanical Engineering or Mechatronics background to support testing and validation of mobile computing products and…
Added 1 day ago
ET
RF Hardware Engineer – Design & Validation
Emtar Technologies Inc.
Richmond, BC
- Full-time
…the company. We are seeking a highly adaptable RF RF Hardware Engineer – Design & Validation with expertise in board-level RF circuit design and PCB layout to join our test and validation…
Added 1 day ago
HA
Lead Optics Engineer
Honeywell Aerospace
Cambridge, ON
- Full-time
In this role, you will collaborate with a team to execute project plans related to optical systems and test systems, ensuring all engineering requirements are fulfilled. You will provide…
Added 1 day ago
AI
Systems Verification & Validation Engineer
Aversan Inc.
Mill Bay, BC
- $95,000 to $115,000 CAD / year
- Full-time
Minimal lifting of test and electronic equipment may be required in lab or field environments.
Added 1 day ago
S
Intermediate Geotechnical Engineer - Mining
Stantec
Markham, ON
- Full-time
Stantec is seeking an Intermediate Geotechnical Engineer to join our Mining Geotechnical and Tailings team in Markham, Ontario. The successful candidate will be a strong technical…
Added 1 day ago
Quality Assurance Engineer - Physical AI hub, Kitchener
Siemens
Kitchener, ON
We are seeking a QA / Test Automation Engineer to help validate the Physical AI Runtime across orchestration, harnessing, edge deployment, traceability, and hardware-in-the-loop scenarios.…
Added 1 day ago
Firmware Engineer Intern - Winter 2027
Marvell Technology
Ottawa, ON · CA-ON - Ottawa
…interacts with the DSPs, including embedded FW, customer SDK, lab test, and QA. The SW team is a critical part of the product development flow and is the goto group for getting things done,…
Added 1 day ago
GV
Ingénieur(e) en conception technique – Turbines (Lead) – Hydro Power
GE Vernova
Brossard, QC
- Full-time
Technical Planning: Analyze technical specifications, evaluate risks, and perform design phases in synergy with the Hydraulic Test Lab.
Added 1 day ago
A
SDET (Junior)
Actalent
Waterloo, ON
- $32 to $38 CAD / hour
- Contract
Job Title: Software Development Engineer in Test (SDET)Job Description
Added 2 days ago
ATE Test Engineer, Sr Staff Engineer - 18756
Synopsys
Ottawa, ON
Mentor junior validation engineers through characterization projects, test program development, and lab equipment usage
Added 2 days ago
Hardware Validation Engineer, Sr Staff
Synopsys
Ottawa, ON
Debug board-level issues using logic analyzers, oscilloscopes, and protocol analyzers to isolate failures across silicon, firmware, layout, and test setup
Added 2 days ago
Principal Firmware Engineer
Synopsys
Ottawa, ON
Analyze RTL waveforms and testchip data in the hardware lab to understand eye margin sensitivity and refine training algorithms
Added 2 days ago
Principal SI/PI Engineer - 18619
Synopsys
Mississauga, ON
You are a highly skilled and passionate engineer with a deep understanding of high-speed signal and power integrity, particularly in the realm of SerDes interfaces. With a proven track…
Added 2 days ago
Senior Staff Hardware Validation Engineer
Synopsys
Mississauga, ON
Document bring up and test procedures for the boards to communicate proper debug and screening procedures to lab technicians commissioning test boards
Added 2 days ago
Senior Verification Manager, SERDES PHY
Synopsys
Mississauga, ON
…verification across UVM simulation, co-simulation, emulation, and lab…

Synopsys

Senior Verification Manager, SERDES PHY

Mississauga, ON, Canada

Apply About employer

Applications open in a new tab.

Job details

Experience: 10+ years of hands-on ASIC mixed-signal verification experience with recent work in the last 3 to 5 years on debug, environment development, or sign-off
Posting language: English
Posted: May 25, 2026

Original job description

General Information

Job Title

Senior Verification Manager, SERDES PHY

Job ID

17631

Country

Canada

City

Mississauga

State/Province

Mississauga

Date Posted

25-May-2026

Job Category

Engineering

Job Subcategory

ASIC Digital Design

Hire Type

Employee

Remote Eligible

Descriptions & Requirements

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent a decade-plus in mixed-signal verification and you know that SERDES PHY is where theory meets silicon reality, where a clean testplan does not guarantee clean bring-up, and where the difference between a release and a respin often lives in one corner case nobody caught at 100°C. You are technical first, manager second. You can walk into a regression triage meeting, pull up waveforms, spot the PLL lock issue or the CDR drift that three engineers missed, and coach them through root cause without taking over their keyboard.

Leading people matters to you, but not at the expense of staying credible. You review UVM environments, you read coverage reports, you understand what makes a mixed-signal co-sim model trustworthy versus theatrical. When a customer escalation lands on your desk, you do not delegate it, you get into the debug alongside your team because that is how you stay sharp and that is how they learn.

You have run teams before. You know how to hire, grow senior leads, set priorities when everything is on fire, and say no when a feature request will compromise sign-off quality. At Synopsys, you will lead verification for flagship SERDES PHY IP that powers high-performance SoCs, and you will do it with your hands still in the work.

What You'll Be Doing

Lead and grow a distributed team of verification engineers and senior technical leads working on SERDES PHY mixed-signal verification across UVM simulation, co-simulation, emulation, and lab validation
Debug priority regressions, customer escalations, and silicon correlation issues directly, working in SystemVerilog, UVM, co-sim environments, and firmware bring-up flows
Own verification sign-off quality and release readiness for SERDES PHY IP, including testplan review, coverage analysis, checker effectiveness, and release evidence documentation
Define and evolve UVM and mixed-signal co-simulation methodology, regression standards, reuse strategy, and automation frameworks using Shell, Perl, Python, and C++
Partner daily with analog design, digital design, firmware, and applications teams to resolve technical blockers, align on test strategy, and close coverage gaps
Represent verification in program reviews, customer technical engagements, and cross-functional release planning meetings
Drive automation and AI-assisted regression triage where it measurably improves throughput, debug time, or coverage closure

The Impact You Will Have

Ensure SERDES PHY IP releases meet sign-off quality for deployment in high-performance SoCs shipping to customers across automotive, data center, and AI markets
Reduce time to root cause on mixed-signal bugs by building a team that knows how to read waveforms, correlate models to silicon, and close issues without escalation loops
Establish verification methodology and reuse standards that scale across PCIe, Ethernet, and future high-speed serial IP families
Grow senior verification engineers into technical leads who can own testplans, drive coverage closure, and mentor others through complex debug
Improve regression efficiency and triage speed through targeted automation, better VIP integration, and smarter use of co-simulation and emulation platforms
Strengthen customer confidence in Synopsys SERDES IP by delivering clean releases, fast escalation response, and credible technical partnership during bring-up
Shape the technical direction of mixed-signal verification at Synopsys by contributing to tool selection, flow improvements, and cross-team best practices

What You'll Need

10+ years of hands-on ASIC mixed-signal verification experience with recent work in the last 3 to 5 years on debug, environment development, or sign-off
3+ years leading verification engineers or equivalent team lead scope, including hiring, performance management, and technical mentorship
Deep experience with PCIe and/or Ethernet SERDES, high-speed serial links, DSP blocks, and clock/data recovery circuits
Strong command of SystemVerilog, UVM, VIP integration, and coverage-driven verification methodology
Proven ability in mixed-signal verification flows including co-simulation, analog/digital modeling, and lab or silicon correlation
Scripting proficiency in Shell, Perl, Python, or C++ with the ability to review and contribute to automation infrastructure
Credible technical judgment under schedule pressure, you know when to push for more coverage and when to ship with documented risk. Experience with TX/RX PMA, common-mode PLLs, firmware bring-up, or rate and power state flows is a plus. Distributed team leadership with hands-on technical engagement is a strong differentiator.

Who You Are

You can step into a regression triage, pull up a waveform in Verdi or DVE, and guide an engineer to the root cause without doing the work for them
You know the difference between a testplan that looks complete and one that actually covers the corner cases that break in the lab, and you push back when sign-off evidence is thin
You are comfortable switching context between a hiring conversation, a firmware debug session, a customer call, and a coverage review, all in the same afternoon
You build teams that stay technical, you hire people who want to understand the PHY, not just run regressions, and you create space for them to grow into senior leads
You do not need perfect information to make a call, you work with what you have, align with design and firmware, and move forward without creating downstream chaos
You care about automation and tools, but only when they solve a real problem, you will write a Python script to fix a triage bottleneck and you will kill a dashboard nobody uses

The Team You'll Be Part Of

Your recruiter will share more about the team structure and mission during the interview process.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.

Apply About employer

More about this job

Responsibilities

Lead and grow a distributed team of verification engineers while maintaining hands-on involvement in debug, testplan review, and silicon correlation. Define verification methodologies and ensure sign-off quality for high-performance SERDES PHY IP across various simulation and validation platforms.

Requirements

Requires 10+ years of hands-on ASIC mixed-signal verification experience and 3+ years of team leadership experience. Candidates must possess deep expertise in high-speed serial links, SystemVerilog, UVM, and mixed-signal co-simulation flows.

Skills

Mixed-signal verification
SERDES PHY
SystemVerilog
UVM
Co-simulation
Emulation
Lab validation
PCIe
Ethernet
Shell
Perl
Python
C++
Firmware bring-up
Coverage-driven verification
Team leadership

Benefits

Health benefits
Wellness benefits
Financial benefits

Visa sponsorship

Not detected in the job text

Keywords

ASIC
Digital Design
SERDES PHY
Mixed-signal
Verification
UVM
SystemVerilog
PCIe
Ethernet
Co-simulation
Emulation
Firmware
Shell
Perl
Python
C++
Verdi
DVE
Regression
Coverage analysis
Silicon correlation
Automation
IP
SoC
DSP
Clock and data recovery
PMA
PLL
Technical leadership
Sign-off

Report this job